





Regarding the usage of our schematics and alike documentation for Trenz module TE0712.

Project is protected under copyright and we strongly and strictly prohibit the reverse engineering or recreation, even if the design is just adapted or modified. TE0712 is protected under such right and in case of plagiarism we will have to do anything necessary in order to protect our assets.

Schematics and other handouts serve for informational purposes only!

	Title:		
	A4	Number: TE0712 71I36-A	Rev. 03
	Date: *	Copyright: Trenz Electronic GmbH / TT	Page 1 of 20
	Filename: Legal Notices Modules.SchDoc		

1

2

3

4

A

B

C

D

REV	Description	
-01	Initial revision	
-02		
-03	1. Added Legal notices, project overview and revision changes. Updated page count and page order. 2. Added a D3 diode between the INIT and PROG_B signals to keep the FPGA in the reset state while PROG_B is low during the initial power-up. 3. Resistors R2 , R68 replaced by 2K2 (were 4K87) to improve I2C stability at higher baud rates. 4. Change obsolete ferrite beads BKP0603HS121-T to MPZ0603S121HT000. 5. Revised power supply circuit. Change obsolete components: - EN63A0QI - MP8869SGL-Z (U14); - EP53F8QI - MPM3834CGPA (U6 , U16). 6. Change Q1 power switch TPS27082LDDCR to MP5077GG-Z. 7. Added power monitors U10 , U11 STM6710LWB6F. System controller pin U3.25 connected to net PG_ALL instead of 3.3V . 8. U14 I2C interface connected to bus PLL_SDA / PLL_SCL U1B . Added table with device addresses on the I2C bus. A new device will be detected during a bus scan 9. Change capacitors in net "VIN" from 47 uF 6.3 V to 22 uF 10 V for C70 , C80 , C126 , C127 , C132 , C176 , C177 .	VY




Title: Revision History		
A4	Number: TE0712 71I36-A	Rev. 03
Date: 2019-10-02	Copyright: Trenz Electronic GmbH	Page 2 of 20
Drawn by: VY	Filename: Revision Changes.SchDoc	

1

2

3

4



U_Revision_Changes

U_TE0712


U_Power_Diagram

Special notes:

-
-


Title: System Overview		
A4	Number: TE0712 71I36-A	Rev. 03
Date:	Copyright: Trenz Electronic GmbH	Page 3 of 20
Filename: Overview.SchDoc		

Power-on sequencing:



Recommended Operating Conditions



Power Rail	Direction	Range	Tolerance	Description	Note
VIN	IN	3.3 - 5V	+/-5%	Micromodule Power	Mandatory
3.3VIN	IN	3.3V	+/-3%	Micromodule Power	Mandatory
VCCIO13	IN	1.2 - 3.3V	+/-3%	HR IO Bank13	-
VCCIO14	IN	3.3V	+/-3%	HR IO Bank14	Fixed
VCCIO15	IN	1.2 - 3.3V	+/-3%	HR IO Bank15	-
VCCIO16	IN	1.2 - 3.3V	+/-3%	HR IO Bank16	-
1.5V	OUT	1.5V	+/-3%	For Carrier card Periphery	-
1.8V	OUT	1.8V	+/-3%	For Carrier card Periphery	-
3.3V	OUT	3.3V	+/-3%	For Carrier card Periphery	-
VREF_JTAG	OUT	3.3V	+/-3%	For Carrier card Periphery	Connected to 3.3V




		Title: GigaZee - Power Diagram	
		A4 Number: TE0712 71I36-A	Rev. 04
Date: 23.11.2022		Copyright: Trenz Electronic GmbH / TT	
Filename: Power_Diagram.SchDoc		Page 4 of 20	

Special notes:

- .
- .



Top of Board





Serial
Serial
Serialnumber 6,3 x 6.3mm

Serial1
TE Address Overlay
LOGO ADDRESS

Assembly variant	71I36-A
Created by	MR
Modified by	MR
Modified at	2021-02-16
SVN Revision	14002

Title: TE0712		
A4	Number: TE0712 71I36-A	Rev. 03
Date: 2015-12-09	Copyright: Trenz Electronic GmbH	Page5 of 20
Filename: TE0712.SchDoc		








Title: B13		
A4	Number: TE0712 71I36-A	Rev. 03
Date: 2015-12-09	Copyright: Trenz Electronic GmbH	
Filename: B13.SchDoc		Page 7 of 20

1

2

3

4



I2C bus addresses		
U1B	FPGA B14	h**
U2	Clock generator	h70
U14	DCDC VCCINT	h61




Title: B14		
A4	Number: TE0712 71I36-A	Rev. 03
Date: 2015-12-09	Copyright: Trenz Electronic GmbH	Page8 of 20
Filename: B14.SchDoc		

1

2

3

4





Title: B16		
A4	Number: TE0712 71I36-A	Rev. 03
Date: 2015-12-09	Copyright: Trenz Electronic GmbH	
Page 10 of 20		
Filename: B16.SchDoc		

1

2

3





4

1

2

3




4





BOOTMODE = MASTER SPI


D3 keeps INIT low as long as PROG_B is low



S25FL256SAGBH120



Title: CFG		
A4	Number: TE0712 71I36-A	Rev. 03
Date: 2015-12-09	Copyright: Trenz Electronic GmbH	Page13 of 20
Filename: FPGA-CFG.SchDoc		



Datasheet SI5338:

IN1/IN2

These pins are used as the main differential clock input or as the XTAL input. See "3.2. Input Stage" on page 19, Figure 3 and Figure 4, for connection details. Clock inputs to these pins must be ac-coupled. Keep the traces from pins 1,2 to the crystal as short as possible and keep other signals and radiating sources away from the crystal.

When not in use, leave IN1 unconnected and IN2 connected to GND.

	Title: Clock		
	A4	Number: TE0712 71I36-A	Rev. 03
	Date: 2015-12-09	Copyright: Trenz Electronic GmbH	Page 15 of 20
	Filename: Clock.SchDoc		

1

2








3

4

ADDR-CTRL-R

ADDR-CTRL

Termination




Title: DDR3		
A4	Number: TE0712 71I36-A	Rev. 03
Date: 2015-12-09	Copyright: Trenz Electronic GmbH	
Filename: DDR3-RAM.SchDoc		Page16 of 20

1




2

3

4



TLK106 is pin compatible with DP83822







Title: ETH		
A4	Number: TE0712 71I36-A	Rev. 03
Date: 2015-12-09	Copyright: Trenz Electronic GmbH	
Filename: ETHERNET.SchDoc		Page17 of 20

1

2

3

4



Title: CPLD		
A4	Number: TE0712 71I36-A	Rev. 03
Date: 2015-12-09	Copyright: Trenz Electronic GmbH	Page18 of 20
Filename: CPLD.SchDoc		

1

2

3





4

1

2

3

4



Current limit 3.28A
Soft start 1.2ms





Title: PWR		
A4	Number: TE0712 71I36-A	Rev. 03
Date: 2015-12-09	Copyright: Trenz Electronic GmbH	Page19 of 20
Filename: PWR1.SchDoc		

1

2

3

4



		Title: PWR	
		A4	Rev. 03
Date: 2015-12-09	Copyright: Trenz Electronic GmbH	Number: TE0712 71I36-A	Page20 of 20
Filename: PWR2.SchDoc			