

U\_CPCIS-MAIN  
CPCIS-MAIN.SchDoc

U\_FPGA\_JM1  
FPGA\_JM1.schdoc

U\_FPGA\_JM2  
FPGA\_JM2.schdoc



U\_FPGA\_JM3  
FPGA\_JM3.schdoc

U\_FPGA\_JM4  
FPGA\_JM4.schdoc

U\_ETH-PHY  
ETH-PHY.SchDoc

U\_SDCard  
SDCard.SchDoc


U\_RS485  
RS485.SchDoc




FIDU-DOT - small




FIDU-DOT - small




FIDU-DOT - small




FIDU-DOT - small




FIDU-DOT - small




FIDU-DOT - small



Mount.Hole 2.7mm



Mount.Hole 2.7mm



Serial  
Serialnumber 6,3 x 6.3mm



Title: <b>TEC0810</b>		
A4	Number: <b>TEC0810 default</b>	Rev. <b>03</b>
Date: <b>2018-06-27</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page1 of 18
Filename: <b>TEC0810.SchDoc</b>		

U\_CPCIS-SMB  
CPCIS-SMB.SchDoc

U\_POWER  
POWER.SchDoc

U\_J1  
J1.SchDoc

U\_J2  
J2.SchDoc


U\_J3  
J3.SchDoc

U\_J4  
J4.SchDoc





U\_J5  
J5.SchDoc

U\_J6  
J6.SchDoc

U\_FTDI  
FTDI.SchDoc




PE = STRIP, no connection to GND on the board only when inserted into RACK













Slave ADDR:  
1010011



	Title: <b>TEC0810 - CPCIS-MAIN</b>	
	A4	Number: <b>TEC0810 default</b>
	Date: <b>2018-06-27</b>	Copyright: <b>Trenz Electronic GmbH</b>
	Rev. <b>03</b>	Page <b>2</b> of <b>18</b>
Filename: <b>CPCIS-MAIN.SchDoc</b>		

1.8, 2.2 and 5.1K are REQUIRED BY CPCI-S do not optimize to other values



			Title: TEC0810 - CPCI-S_J1	
			A4	Number: TEC0810 default
Date: 2018-06-27		Copyright: Trenz Electronic GmbH		Page3 of 18
Filename: J1.SchDoc				

1

2

3

4

A

A

B









B

C

C

D

D



Title: <b>TEC0810 - CPCI-S_J2</b>		
A4	Number: <b>TEC0810 default</b>	Rev. <b>03</b>
Date: <b>2018-06-27</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>4</b> of <b>18</b>
Filename: <b>J2.SchDoc</b>		

1

2

3

4

1



2

3

4



A

A





B

B





C

C



D

D



Title: <b>TEC0810 - CPCI-S_J3</b>		
A4	Number: <b>TEC0810 default</b>	Rev. <b>03</b>
Date: <b>2018-06-27</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>5</b> of <b>18</b>
Filename: <b>J3.SchDoc</b>		

1

2

3

4

1



2

3

4



A

A





B

B





C


C



D

D





		Title: <b>TEC0810 - CPCI-S_J4</b>	
		A4	Number: <b>TEC0810 default</b>
Date: <b>2018-06-27</b>		Copyright: <b>Trenz Electronic GmbH</b>	
Filename: <b>J4.SchDoc</b>		Page <b>6</b> of <b>18</b>	

1


2

3

4




Title: <b>TEC0810 - CPCI-S_J5</b>		
A4	Number: <b>TEC0810 default</b>	Rev. <b>03</b>
Date: <b>2018-06-27</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>7</b> of <b>18</b>
Filename: <b>J5.SchDoc</b>		




Title: <b>TEC0810 - CPCI-S_J6</b>		
A4	Number: <b>TEC0810 default</b>	Rev. <b>03</b>
Date: <b>2018-06-27</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>8</b> of <b>18</b>
Filename: <b>J6.SchDoc</b>		










Title: <b>TEC0810 - CPCIS-SMB</b>		
A4	Number: <b>TEC0810 default</b>	Rev. <b>03</b>
Date: <b>2018-06-27</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>9</b> of <b>18</b>
Filename: <b>CPCIS-SMB.SchDoc</b>		





Title: <b>TEC0810 - FTDI</b>		
A4	Number: <b>TEC0810 default</b>	Rev. <b>03</b>
Date: <b>2018-06-27</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>10</b> of <b>18</b>
Filename: <b>FTDI.SchDoc</b>		




Title: <b>TEC0810 - POWER</b>		
A4	Number: <b>TEC0810 default</b>	Rev. <b>03</b>
Date: <b>2018-06-27</b>	Copyright: <b>Trenz Electronic GmbH / TT</b>	Page <b>11</b> of <b>18</b>
Filename: <b>POWER.SchDoc</b>		



			Title: <b>TEC0810 - B2B-connector JM1</b>	
A4	Number: <b>TEC0810 default</b>	Rev. <b>03</b>		
Date: 2018-06-27	Copyright: Trenz Electronic GmbH		Page 12 of 18	
Filename: <b>FPGA_JM1.schdoc</b>				




Title: TEC0810 - B2B-connector JM2		
A4	Number: TEC0810 default	Rev. 03
Date: 2018-06-27	Copyright: Trenz Electronic GmbH	Page13 of 18
Filename: FPGA_JM2.schdoc		








- Testpoint 1mm
- TP28
- Testpoint 1mm
- TP29
- Testpoint 1mm
- TP30



Title: TEC0810 - B2B-connector JM3		
A4	Number: TEC0810 default	Rev. 03
Date: 2018-06-27	Copyright: Trenz Electronic GmbH	Page 14 of 18
Filename: FPGA_JM3.schdoc		



Title: <b>TEC0810 - B2B-connector JM4</b>		
A4	Number: <b>TEC0810 default</b>	Rev. <b>03</b>
Date: <b>2018-06-27</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>15</b> of <b>18</b>
Filename: <b>FPGA_JM4.schdoc</b>		



Title: <b>TEC0810 - ETHERNET</b>		
A4	Number: <b>TEC0810 default</b>	Rev. <b>03</b>
Date: <b>2018-06-27</b>	Copyright: Trenz Electronic GmbH	
Filename: <b>ETH-PHY.SchDoc</b>		Page 16 of 18



1

2

3

4

A

A

B




B


C

C

D

D







			Title: <b>TEC0810 - SD Card</b>	
			A4	Number: <b>TEC0810 default</b>
Date: <b>2018-06-27</b>		Copyright: <b>Trenz Electronic GmbH</b>		Page <b>17</b> of <b>18</b>
Filename: <b>SDCard.SchDoc</b>				


1

2

3

4



			Title: TEC0810 - RS485	
			A4	Number: TEC0810 default
Date: 2018-06-27		Copyright: Trenz Electronic GmbH		Page 18 of 18
Filename: RS485.SchDoc				