



## TE0802 Test Board

Revision v.2

Exported on 2022-08-24

Online version of this document:

<https://wiki.trenz-electronic.de/display/PD/TE0802+Test+Board>

# 1 Table of Contents

---

1	Table of Contents .....	2
2	Table of Figures .....	4
3	Table of Tables .....	5
4	Overview .....	6
4.1	Key Features .....	6
4.2	Revision History .....	6
4.3	Release Notes and Know Issues .....	6
4.4	Requirements .....	7
4.4.1	Software .....	7
4.4.2	Hardware .....	7
4.5	Content .....	8
4.5.1	Design Sources .....	8
4.5.2	Additional Sources .....	9
4.5.3	Prebuilt .....	9
4.5.4	Download .....	10
5	Design Flow .....	11
6	Launch .....	13
6.1	Programming .....	13
6.1.1	Get prebuilt boot binaries .....	13
6.1.2	QSPI .....	13
6.1.3	SD .....	13
6.1.4	JTAG .....	14
6.2	Usage .....	14
6.2.1	Linux .....	14
6.2.2	Vivado HW Manager .....	14
7	System Design - Vivado .....	16
7.1	Block Design .....	16
7.1.1	PS Interfaces .....	16
7.2	Constrains .....	17
7.2.1	Basic module constrains .....	17
7.2.2	Design specific constrain .....	17
8	Software Design - Vitis .....	20
8.1	Application .....	20
8.1.1	zynqmp_fsbl .....	20
8.1.2	zynqmp_fsbl_flash .....	20
8.1.3	zynqmp_pmufw .....	20
8.1.4	hello_te0802 .....	20
9	Software Design - PetaLinux .....	21
9.1	Config .....	21
9.2	U-Boot .....	21

9.3	Device Tree .....	21
9.4	Kernel.....	23
9.5	Rootfs.....	23
9.6	Applications.....	23
9.6.1	startup .....	23
9.6.2	webfwu .....	24
10	Additional Software .....	25
11	Appx. A: Change History and Legal Notices .....	26
11.1	Document Change History.....	26
11.2	Legal Notices .....	26
11.3	Data Privacy.....	26
11.4	Document Warranty.....	26
11.5	Limitation of Liability.....	26
11.6	Copyright Notice .....	27
11.7	Technology Licenses.....	27
11.8	Environmental Protection .....	27
11.9	REACH, RoHS and WEEE .....	27

## 2 Table of Figures

---

Figure 1: Vivado Hardware Manager .....	15
Figure 2: Block Design .....	16

### 3 Table of Tables

---

Table 1: Design Revision History .....	6
Table 2: Known Issues.....	7
Table 3: Software .....	7
Table 4: Hardware Modules.....	7
Table 5: Hardware Carrier.....	8
Table 6: Additional Hardware.....	8
Table 7: Design sources .....	8
Table 8: Additional design sources .....	9
Table 9: Prebuilt files (only on ZIP with prebuilt content) .....	9
Table 10: PS Interfaces.....	16
Table 11: Document change history. ....	26

## 4 Overview

---

Refer to <http://trenz.org/te0xyz-info> for the current online version of this manual and other available documentation.

### 4.1 Key Features

---

- Vitis/Vivado 2019.2
- PetaLinux
- SD
- ETH
- USB
- I2C
- DP
- VGA
- DIPS, LEDs, Buttons
- Audio
- MAC from EEPROM
- Modified FSBL for Resets
- Special FSBL for QSPI programming

### 4.2 Revision History

---

Date	Vivado	Project Built	Authors	Description
2020-06-02	2019.2	TE0802-test_board-vivado_2019.2-build_12_20200602111955.zip TE0802-test_board_noprebuilt-vivado_2019.2-build_12_20200602112010.zip	John Hartfiel	<ul style="list-style-type: none"> <li>• add NVME drivers</li> </ul>
2019-08-30	2018.3	TE0802-test_board-vivado_2018.3-build_07_20190830103019.zip TE0802-test_board_noprebuilt-vivado_2018.3-build_07_20190830103313.zip	Oleksandr Kiyenko, John Hartfiel	<ul style="list-style-type: none"> <li>• initial release</li> </ul>

**Table 1: Design Revision History**

### 4.3 Release Notes and Know Issues

---

Issues	Description	Workaround	To be fixed version
No known issues	---	---	---

**Table 2: Known Issues**

## 4.4 Requirements

### 4.4.1 Software

Software	Version	Note
Vitis	2019.2	needed, Vivado is included into Vitis installation
PetaLinux	2019.2	needed
SI ClockBuilder Pro	---	optional

**Table 3: Software**

### 4.4.2 Hardware

Basic description of TE Board Part Files is available on [TE Board Part Files](#).<sup>1</sup>

Complete List is available on <design name>/board\_files/\*\_board\_files.csv

Design supports following modules:

Module Model	Board Part Short Name	PCB Revision Support	DDR	QSPI Flash	EM MC	Others	Notes
TE0802-02-2 AEV2-A	2cg_s1gb	REV02	1GB	32MB	NA	NA	Samsung DDR4L
TE0802-02-2 AEU2-A	2cg_i1gb	REV02	1GB	32MB	NA	NA	ISSI DDR4L

**Table 4: Hardware Modules**

Design supports following carriers:

<sup>1</sup> <https://wiki.trenz-electronic.de/display/PD/TE+Board+Part+Files>

Carrier Model	Notes
---	

**Table 5: Hardware Carrier**

Additional HW Requirements:

Additional Hardware	Notes
M2 SSD	tested with Samsung 050 Pro 256GB
headphones	
Monitor with DP support	Note: not all monitors will be supported by Xilinx. Adapter to other connector standard is not supported

**Table 6: Additional Hardware**

## 4.5 Content

---

For general structure and of the reference design, see [Project Delivery - Xilinx devices](#)<sup>2</sup>

### 4.5.1 Design Sources

---

Type	Location	Notes
Vivado	<design name>/ block_design <design name>/ constraints <design name>/ip_lib	Vivado Project will be generated by TE Scripts
SDK/ HSI	<design name>/sw_lib	Additional Software Template for SDK/HSI and apps_list.csv with settings for HSI
PetaLin ux	<design name>/os/ petalinux	PetaLinux template with current configuration

**Table 7: Design sources**

<sup>2</sup> <https://wiki.trenz-electronic.de/display/PD/Project+Delivery+-+Xilinx+devices>



## 4.5.2 Additional Sources

---

Type	Location	Notes
init.sh	<design name>/misc/sd/	Additional Initialization Script for Linux

**Table 8: Additional design sources**

## 4.5.3 Prebuilt

---

File	File-Extension	Description
BIF-File	*.bif	File with description to generate Bin-File
BIN-File	*.bin	Flash Configuration File with Boot-Image (Zynq-FPGAs)
BIT-File	*.bit	FPGA (PL Part) Configuration File
DebugProbes-File	*.ltx	Definition File for Vivado/Vivado Labtools Debugging Interface
Diverse Reports	---	Report files in different formats
Hardware-Platform-Specification-Files	*.hdf	Exported Vivado Hardware Specification for Vitis and PetaLinux
LabTools Project-File	*.lpr	Vivado Labtools Project File
OS-Image	*.ub	Image with Linux Kernel (On Petalinux optional with Devicetree and RAM-Disk)
Software-Application-File	*.elf	Software Application for Zynq or MicroBlaze Processor Systems

**Table 9: Prebuilt files (only on ZIP with prebuilt content)**

## 4.5.4 Download

---

Reference Design is only usable with the specified Vivado/SDK/PetaLinux/SDx version. Do never use different Versions of Xilinx Software for the same Project.

Reference Design is available on:

- [TE0802 "Test Board" Reference Design](#)<sup>3</sup>

---

<sup>3</sup> [https://shop.trenz-electronic.de/Download/?path=Trenz\\_Electronic/Development\\_Boards/TE0802/Reference\\_Design/2019.2/test\\_board](https://shop.trenz-electronic.de/Download/?path=Trenz_Electronic/Development_Boards/TE0802/Reference_Design/2019.2/test_board)

## 5 Design Flow

**!** Reference Design is available with and without prebuilt files. It's recommended to use TE prebuilt files for first lunch.

Trenz Electronic provides a tcl based built environment based on Xilinx Design Flow.

See also:

- [Xilinx Development Tools](#)<sup>4</sup>
- [Vivado Projects - TE Reference Design](#)<sup>5</sup>
- [Project Delivery](#).<sup>6</sup>

The Trenz Electronic FPGA Reference Designs are TCL-script based project. Command files for execution will be generated with "\_create\_win\_setup.cmd" on Windows OS and "\_create\_linux\_setup.sh" on Linux OS.

TE Scripts are only needed to generate the vivado project, all other additional steps are optional and can also be executed by Xilinx Vivado/SDK GUI. For currently Scripts limitations on Win and Linux OS see: [Project Delivery Currently limitations of functionality](#)<sup>7</sup>

1. \_create\_win\_setup.cmd/\_create\_linux\_setup.sh and follow instructions on shell:

```

C:\WINDOWS\system32\cmd.exe
B:\Design\cores\xilinx\2018.3\design\TE0723\test_board>setlocal
-----Set design paths-----
-- Run Design with: _create_win_setup
-- Use Design Path: B:\Design\cores\xilinx\2018.3\design\TE0723\test_board\
-----TE Reference Design-----
-- (c) Go to CMD-File Generation (Manual setup)
-- (d) Go to Documentation (Web Documentation)
-- (x) Exit Batch (nothing is done!)
-- (0) Module selection guide, project creation...
-- (1) Create minimum setup of CMD-Files and exit Batch
-- (2) Create maximum setup of CMD-Files and exit Batch
Select (ex.: '0' for module selection guide):
  
```

2. Press 0 and enter to start "Module Selection Guide"
3. (optional Win OS) Generate Virtual Drive or use short directory for the reference design (for example x: \<design name>)
4. Create Project (follow instruction of the product selection guide), settings file will be configured automatically during this process
  - a. (optional for manual changes) Select correct device and Xilinx install path on "design\_basic\_settings.cmd" and create Vivado project with "vivado\_create\_project\_guiemode.cmd"
 

Note: Select correct one, see [TE Board Part Files](#)<sup>8</sup>
5. Create XSA and export to prebuilt folder
  - a. Run on Vivado TCL: TE::hw\_build\_design -export\_prebuilt
 

Note: Script generate design and export files into \prebuilt\hardware\<short dir>. Use GUI is the same, except file export to prebuilt folder
6. Create Linux (bl31.elf uboot.elf and image.ub) with exported XSA

<sup>4</sup> <https://wiki.trenz-electronic.de/display/PD/Xilinx+Development+Tools#XilinxDevelopmentTools-XilinxSoftware-BasicUserGuides>

<sup>5</sup> <https://wiki.trenz-electronic.de/display/PD/Vivado+Projects+-+TE+Reference+Design>

<sup>6</sup> <https://wiki.trenz-electronic.de/display/PD/Project+Delivery+-+Xilinx+devices>

<sup>7</sup> <https://wiki.trenz-electronic.de/display/PD/Project+Delivery+-+Xilinx+devices#ProjectDeliveryXilinxdevices-Currentlylimitationsoffunctionality>

<sup>8</sup> <https://wiki.trenz-electronic.de/display/PD/TE+Board+Part+Files>

- a. XSA is exported to "prebuilt\hardware\"  
Note: HW Export from Vivado GUI create another path as default workspace.  
Create Linux images on VM, see [PetaLinux KICKstart](#)<sup>9</sup>
  - i. Use TE Template from /os/petalinux
7. Add Linux files (bl31.el, uboot.elf and image.ub) to prebuilt folder
  - a. "prebuilt\os\petalinux\" or "prebuilt\os\petalinux\"
8. Generate Programming Files with Vitis
  - a. Run on Vivado TCL: TE::sw\_run\_vitis -all  
Note: Scripts generate applications and bootable files, which are defined in "sw\_lib\apps\_list.csv"
  - b. (alternative) Start SDK with Vivado GUI or start with TE Scripts on Vivado TCL: TE::sw\_run\_vitis  
Note: TCL scripts generate also platform project, this must be done manually in case GUI is used. See [Vitis](#)<sup>10</sup>

---

<sup>9</sup> <https://wiki.trenz-electronic.de/display/PD/PetaLinux+KICKstart>


<sup>10</sup> <https://wiki.trenz-electronic.de/display/PD/Vitis>

## 6 Launch

---

### 6.1 Programming

---

 Check Module and Carrier TRMs for proper HW configuration before you try any design.

Xilinx documentation for programming and debugging: [Vivado/SDK/SDSoC-Xilinx Software Programming and Debugging](#)<sup>11</sup>

#### 6.1.1 Get prebuilt boot binaries

---

1. `_create_win_setup.cmd/_create_linux_setup.sh` and follow instructions on shell
2. Press 0 and enter to start "Module Selection Guide"
  - a. Select assembly version
  - b. Validate selection
  - c. Select Create and open delivery binary folder
 

Note: Folder (`<project folder>/_binaries_<Artikel Name>`) with subfolder (`boot_<app name>`) for different applications will be generated

#### 6.1.2 QSPI

---

Optional for Boot.bin on QSPI Flash and image.ub on SD.

1. Connect JTAG and power on carrier with module
2. Open Vivado Project with "`vivado_open_existing_project_gui mode.cmd`" or if not created, create with "`vivado_create_project_gui mode.cmd`"
3. Type on Vivado TCL Console: `TE::pr_program_flash -swapp u-boot`  
 Note: To program with SDK/Vivado GUI, use special FSBL (`zynqmp_fsbl_flash`) on setup  
 optional "`TE::pr_program_flash -swapp hello_te0802`" possible
4. Copy image.ub on SD-Card
  - use files from (`<project folder>/_binaries_<Artikel Name>/boot_linux`) from generated binary folder, see: [Get prebuilt boot binaries](#) (see page 13)
  - or use prebuilt file location, see `<design_name>/prebuilt/readme_file_location.txt`
5. Set Boot Mode to QSPI-Boot and inserted SD.
  - Depends on Carrier, see carrier TRM.

#### 6.1.3 SD

---

1. Copy image.ub, Boot.bin and init.sh (optional on `/misc/sd`) on SD-Card.
  - use files from (`<project folder>/_binaries_<Artikel Name>/boot_linux`) from generated binary folder, see: [Get prebuilt boot binaries](#) (see page 13)
  - or use prebuilt file location, see `<design_name>/prebuilt/readme_file_location.txt`
2. Set Boot Mode to SD-Boot.
  - Depends on Carrier, see carrier TRM.
3. Insert SD-Card in SD-Slot.

---

<sup>11</sup> <https://wiki.trenz-electronic.de/display/PD/Xilinx+Development+Tools#XilinxDevelopmentTools-XilinxSoftwareProgrammingandDebugging>

## 6.1.4 JTAG

---

Not used on this Example.

## 6.2 Usage

---

1. Prepare HW like described on section [Programming](#)(see page 13)
2. Connect UART USB (most cases same as JTAG)
3. Connect Monitors, ETH, M2...
4. Select SD Card as Boot Mode (or QSPI - depending on step 1)  
Note: See TRM of the Carrier, which is used.
5. Power On PCB  
Note: 1. Zynq Boot ROM loads FSBL from SD into OCM, 2. FSBL loads U-boot from SD into DDR, 3. U-boot load Linux from SD into DDR

### 6.2.1 Linux

---

1. Open Serial Console (e.g. putty)
  - a. Speed: 115200
  - b. COM Port: Win OS, see device manager, Linux OS see `dmesg |grep tty` (UART is \*USB1)
2. Linux Console:  
Note: Wait until Linux boot finished For Linux Login use:
  - a. User Name: root
  - b. Password: root
3. You can use Linux shell now.
  - a. I2C 0 Bus type: `i2cdetect -y -r 0`
  - b. RTC check: `dmesg | grep rtc`
  - c. ETH0 works with `udhcpc`
  - d. USB type "`lsusb`" or connect USB device
  - e. PCIe (M2 SSD) type "`lspci`"
  - f. VGA connect Monitor (it show test screen)
  - g. DP: second console will be shown on the monitor, when boot process is finished. (connected keyboard to USB, to interact with the second console)
  - h. Audio type: `aplay /run/media/mmcblk0p1/<filename>.wav` Note: DP must be connected to activate audio drivers. Use `.wav` or other `aplay` supported formate
4. Option Features
  - a. Webserver to get access to Zynq
    - i. insert IP on web browser to start web interface
  - b. `init.sh` scripts
    - i. add `init.sh` script on SD, content will be load automatically on startup (template included in `./misc/SD`)
5. All button cross will be reset LEDs with values from DIP
6. LCD is connected to counter

### 6.2.2 Vivado HW Manager

---

Open Vivado HW-Manager and add VIO signal to dashboard (\*.ltx located on prebuilt folder)

- Monitoring:
  - 25MHz CLK Set radix from VIO signals to unsigned integer. Note: Frequency Counter is inaccurate and displayed unit is Hz)

The image shows two windows from the Vivado Hardware Manager. The left window, titled 'Hardware', displays a tree view of hardware components. The right window, titled 'hw\_vios', shows a detailed view of the 'hw\_vio\_1' component, including a table of its properties.

Name	Status
localhost (1)	Connected
xilinx_tcf/Digilent/2516330000...	Open
xczu2_0 (2)	Programmed
SystemMon (System Monitor)	
hw_vio_1 (zusys_iVio_0)	OK - Outputs F
arm_dap_1 (1)	N/A
SystemMon (System Monitor)	


  

Name	Value	Acti...	Directi...	VIO
zusys_i/labtools_fmeter_0_F0[31:0]	[U] 25000007	↑	Input	hw_vio_1

**Figure 1: Vivado Hardware Manager**

# 7 System Design - Vivado

## 7.1 Block Design



**Figure 2: Block Design**

### 7.1.1 PS Interfaces

Activated interfaces:

Type	Note
DDR	
QSPI	MIO
SD0	MIO
I2C0	MIO
I2C1	MIO
UART0	MIO
GPIO0	MIO
GPIO1	MIO



Type	Note
GPIO2	MIO
SWDT0..1	
TTC0..3	
GEM3	MIO
USB0	MIO+ GT Lane1
PCIe	MIO + GT Lane0 (as rootcomplex)
DP	MIO+ GT Lane2,3

Table 10: PS Interfaces

## 7.2 Constrains

### 7.2.1 Basic module constrains

#### **\_i\_bitgen\_common.xdc**

```
set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
set_property BITSTREAM.CONFIG.UNUSEDPIN PULLNONE [current_design]
```

### 7.2.2 Design specific constrain

#### **\_i\_io.xdc**

```
set_property PACKAGE_PIN E3 [get_ports PWM_L]
set_property PACKAGE_PIN F4 [get_ports PWM_R]
set_property IOSTANDARD LVCMOS18 [get_ports PWM_*]

#set_property PACKAGE_PIN T2 [ get_ports USER_BTN_DOWN ]
#set_property PACKAGE_PIN U2 [ get_ports USER_BTN_UP ]
#set_property PACKAGE_PIN U1 [ get_ports USER_BTN_RIGHT ]
#set_property PACKAGE_PIN R1 [ get_ports USER_BTN_LEFT ]
#set_property PACKAGE_PIN T1 [ get_ports USER_BTN_OK ]
#set_property IOSTANDARD LVCMOS18 [ get_ports USER_BTN_* ]
```

```

set_property PACKAGE_PIN P3 [get_ports {USER_SW[0]}]
set_property PACKAGE_PIN P2 [get_ports {USER_SW[1]}]
set_property PACKAGE_PIN M1 [get_ports {USER_SW[2]}]
set_property PACKAGE_PIN L1 [get_ports {USER_SW[3]}]
set_property PACKAGE_PIN K1 [get_ports {USER_SW[4]}]
set_property PACKAGE_PIN J2 [get_ports {USER_SW[5]}]
set_property PACKAGE_PIN M4 [get_ports {USER_SW[6]}]
set_property PACKAGE_PIN M5 [get_ports {USER_SW[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports USER_SW*]

set_property PACKAGE_PIN U2 [get_ports {USER_BTN_UP}]
set_property PACKAGE_PIN U1 [get_ports {USER_BTN_RIGHT}]
set_property PACKAGE_PIN T2 [get_ports {USER_BTN_DOWN}]
set_property PACKAGE_PIN R1 [get_ports {USER_BTN_LEFT}]
set_property PACKAGE_PIN T1 [get_ports {USER_BTN_OK}]
set_property IOSTANDARD LVCMOS18 [get_ports USER_BTN*]

set_property PACKAGE_PIN P1 [get_ports {LED[0]}]
set_property PACKAGE_PIN N2 [get_ports {LED[1]}]
set_property PACKAGE_PIN M2 [get_ports {LED[2]}]
set_property PACKAGE_PIN L2 [get_ports {LED[3]}]
set_property PACKAGE_PIN J1 [get_ports {LED[4]}]
set_property PACKAGE_PIN H2 [get_ports {LED[5]}]
set_property PACKAGE_PIN L4 [get_ports {LED[6]}]
set_property PACKAGE_PIN L3 [get_ports {LED[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports LED*]

set_property PACKAGE_PIN F2 [get_ports {VGA_R[0]}]
set_property PACKAGE_PIN F1 [get_ports {VGA_R[1]}]
set_property PACKAGE_PIN G2 [get_ports {VGA_R[2]}]
set_property PACKAGE_PIN G1 [get_ports {VGA_R[3]}]
set_property PACKAGE_PIN C2 [get_ports {VGA_G[0]}]
set_property PACKAGE_PIN D2 [get_ports {VGA_G[1]}]
set_property PACKAGE_PIN D1 [get_ports {VGA_G[2]}]
set_property PACKAGE_PIN E1 [get_ports {VGA_G[3]}]
set_property PACKAGE_PIN A3 [get_ports {VGA_B[0]}]
set_property PACKAGE_PIN A2 [get_ports {VGA_B[1]}]
set_property PACKAGE_PIN B2 [get_ports {VGA_B[2]}]
set_property PACKAGE_PIN B1 [get_ports {VGA_B[3]}]
set_property PACKAGE_PIN B7 [get_ports {VGA_VS[0]}]
set_property PACKAGE_PIN A6 [get_ports {VGA_HS[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {VGA_B[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {VGA_B[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {VGA_B[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {VGA_B[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {VGA_G[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {VGA_G[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {VGA_G[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {VGA_G[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {VGA_HS[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {VGA_R[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {VGA_R[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {VGA_R[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {VGA_R[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {VGA_VS[0]}]

```

```
set_property PACKAGE_PIN J3 [get_ports CLK_25MHZ]
set_property IOSTANDARD LVCMOS18 [get_ports CLK_25MHZ]
# SEG_C[0] = SEG_CA
set_property PACKAGE_PIN E4 [get_ports {SEG_C[0]}]
set_property PACKAGE_PIN D3 [get_ports {SEG_C[1]}]
set_property PACKAGE_PIN N5 [get_ports {SEG_C[2]}]
set_property PACKAGE_PIN P5 [get_ports {SEG_C[3]}]
set_property PACKAGE_PIN N4 [get_ports {SEG_C[4]}]
set_property PACKAGE_PIN C3 [get_ports {SEG_C[5]}]
set_property PACKAGE_PIN N3 [get_ports {SEG_C[7]}]
set_property PACKAGE_PIN R5 [get_ports {SEG_C[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports SEG_C*]

set_property PACKAGE_PIN A8 [get_ports {SEG_AN[0]}]
set_property PACKAGE_PIN A9 [get_ports {SEG_AN[1]}]
set_property PACKAGE_PIN B9 [get_ports {SEG_AN[2]}]
set_property PACKAGE_PIN A7 [get_ports {SEG_AN[3]}]
set_property PACKAGE_PIN B6 [get_ports {SEG_AN[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports SEG_AN*]
```

## 8 Software Design - Vitis

---

For SDK project creation, follow instructions from:

[Vitis](#)<sup>12</sup>

### 8.1 Application

---

Template location: `./sw_lib/sw_apps/`

#### 8.1.1 zynqmp\_fsbl

---

TE modified 2019.2 FSBL

General:

- Modified Files: `xfsbl_main.c`, `xfsbl_hooks.h/.c`, `xfsbl_board.h/.c`(search for 'TE Mod' on source code)
- Add Files: `te_xfsbl_hooks.h/.c` (for hooks and board)\n\
- General Changes:
  - Display FSBL Banner and Device Name

Module Specific:

- Add Files: all TE Files start with `te_*`
  - ETH+OTG+SSD Reset over MIO

#### 8.1.2 zynqmp\_fsbl\_flash

---

TE modified 2019.2 FSBL

General:

- Modified Files: `xfsbl_initialisation.c`, `xfsbl_hw.h`, `xfsbl_handoff.c`, `xfsbl_main.c`
- General Changes:
  - Display FSBL Banner
  - Set FSBL Boot Mode to JTAG
  - Disable Memory initialisation

#### 8.1.3 zynqmp\_pmufw

---

Xilinx default PMU firmware.

#### 8.1.4 hello\_te0802

---

Hello TE0802 is a Xilinx Hello World example as endless loop instead of one console output.

---

<sup>12</sup> <https://wiki.trenz-electronic.de/display/PD/Vitis>

## 9 Software Design - PetaLinux

---

For PetaLinux installation and project creation, follow instructions from:

- [PetaLinux KICKstart](#)<sup>13</sup>

### 9.1 Config

---

Start with **petalinux-config** or **petalinux-config --get-hw-description**

Changes:

- CONFIG\_SUBSYSTEM\_ETHERNET\_PSU\_ETHERNET\_3\_MAC=""

### 9.2 U-Boot

---

Start with **petalinux-config -c u-boot**

Changes:

- CONFIG\_ENV\_IS\_NOWHERE=y
- CONFIG\_ENV\_IS\_IN\_SPI\_FLASH is not set
- CONFIG\_I2C\_EEPROM=y
- CONFIG\_ZYNQ\_GEM\_I2C\_MAC\_OFFSET=0xFA
- CONFIG\_SYS\_I2C\_EEPROM\_ADDR=0x50
- CONFIG\_SYS\_I2C\_EEPROM\_BUS=1
- CONFIG\_SYS\_EEPROM\_SIZE=256
- CONFIG\_SYS\_EEPROM\_PAGE\_WRITE\_BITS=0
- CONFIG\_SYS\_EEPROM\_PAGE\_WRITE\_DELAY\_MS=0
- CONFIG\_SYS\_I2C\_EEPROM\_ADDR\_LEN=1
- CONFIG\_SYS\_I2C\_EEPROM\_ADDR\_OVERFLOW=0

Change platform-top.h:

### 9.3 Device Tree

---

```
/include/ "system-conf.dtsi"
/ {
    chosen {
        xlnx,eeeprom = &eeeprom;
    };
};

#include <dt-bindings/gpio/gpio.h>

/* SD */

&sdhci0 {
    disable-wp;
};
```

---

<sup>13</sup> <https://wiki.trenz-electronic.de/display/PD/PetaLinux+KICKstart>

```

    no-1-8-v;
};

/* USB */

&dwc3_0 {
    status = "okay";
    dr_mode = "host";
    //snps,usb3_lpm_capable;
    //snps,dis_u3_susphy_quirk;
    //snps,dis_u2_susphy_quirk;
    //phy-names = "usb2-phy","usb3-phy";
    //phys = <&lane1 4 0 2 26000000>;
    //maximum-speed = "super-speed";
};

/ {
    leds {
        compatible = "gpio-leds";
        ndp_en {
            label = "ndp_en";
            gpios = <&gpio 26 GPIO_ACTIVE_HIGH>;
            default-state = "on";
        };
        ssd_sleep {
            label = "ssd_sleep";
            gpios = <&gpio 32 GPIO_ACTIVE_HIGH>;
            default-state = "on";
        };
        usb_reset {
            label = "usb_reset";
            gpios = <&gpio 38 GPIO_ACTIVE_HIGH>;
            default-state = "on";
        };
    };
};

/* ETH PHY */

&gem3 {
    phy-handle = <&phy0>;
    phy0: phy0@1 {
        device_type = "ethernet-phy";
        reg = <1>;
    };
};

/* QSPI */

&qspi {
    #address-cells = <1>;
    #size-cells = <0>;
    status = "okay";
    flash0: flash@0 {
        compatible = "jedec,spi-nor";
        reg = <0x0>;
    };
};

```

```
        #address-cells = <1>;
        #size-cells = <1>;
    };
};

/* I2C */
&i2c1 {
    eeprom: eeprom@50 {
        compatible = "atmel,24c08";
        reg = <0x50>;
    };
};
};
```

## 9.4 Kernel

---

Start with **petalinux-config -c kernel**

Changes:

- CONFIG\_CPU\_IDLE is not set (only needed to fix JTAG Debug issue)
- CONFIG\_CPU\_FREQ is not set (only needed to fix JTAG Debug issue)
- CONFIG\_CPU\_FREQ\_DEFAULT\_GOV\_USERSPACE is not set (only needed to fix JTAG Debug issue)
- CONFIG\_BLK\_DEV\_NVME=y
- # CONFIG\_NVME\_MULTIPATH is not set
- CONFIG\_NVME\_TARGET=y
- # CONFIG\_NVME\_TARGET\_LOOP is not set
- # CONFIG\_NVME\_TARGET\_FC is not set
- CONFIG\_NVM=y
- CONFIG\_NVM\_PBLK=y
- CONFIG\_NVM\_PBLK\_DEBUG=y

## 9.5 Rootfs

---

Start with **petalinux-config -c rootfs**

Changes:

- CONFIG\_i2c-tools=y
- CONFIG\_busybox-httpd=y (for web server app)
- CONFIG\_packagegroup-petalinux-utils(util-linux,cpufrequtils,bridge-utils,mtd-utils,usbutils,pciutils,canutils,i2c-tools,smartmontools,e2fsprogs)
- CONFIG\_alsa-utils=y
- CONFIG\_alsa-utils-aplay=y

## 9.6 Applications

---

### 9.6.1 startup

---

Script App to load init.sh from SD Card if available.

See: \os\petalinux\project-spec\meta-user\recipes-apps\startup\files

## 9.6.2 webfwu

---

Websserver application accemble for Zynq access. Need busybox-httpd



## 10 Additional Software

---

No additional software is needed.

## 11 Appx. A: Change History and Legal Notices

---

### 11.1 Document Change History

---

To get content of older revision got to "Change History" of this page and select older document revision number.

Date	Document Revision	Authors	Description
 2020-06-02	v.2(see page 6)	John Hartfiel <sup>14</sup>	• 2019.2
2019-08-30	v.1	John Hartfiel	• 2018.3
--	all	John Hartfiel <sup>15</sup>	--

**Table 11: Document change history.**

### 11.2 Legal Notices

---

### 11.3 Data Privacy

---

Please also note our data protection declaration at <https://www.trenz-electronic.de/en/Data-protection-Privacy>

### 11.4 Document Warranty

---

The material contained in this document is provided “as is” and is subject to being changed at any time without notice. Trenz Electronic does not warrant the accuracy and completeness of the materials in this document. Further, to the maximum extent permitted by applicable law, Trenz Electronic disclaims all warranties, either express or implied, with regard to this document and any information contained herein, including but not limited to the implied warranties of merchantability, fitness for a particular purpose or non infringement of intellectual property. Trenz Electronic shall not be liable for errors or for incidental or consequential damages in connection with the furnishing, use, or performance of this document or of any information contained herein.

### 11.5 Limitation of Liability

---

In no event will Trenz Electronic, its suppliers, or other third parties mentioned in this document be liable for any damages whatsoever (including, without limitation, those resulting from lost profits, lost data or business interruption) arising out of the use, inability to use, or the results of use of this document, any documents linked to this document, or the materials or information contained at any or all such documents. If your use of the materials

<sup>14</sup> <https://wiki.trenz-electronic.de/display/~j.hartfiel>

<sup>15</sup> <https://wiki.trenz-electronic.de/display/~j.hartfiel>

or information from this document results in the need for servicing, repair or correction of equipment or data, you assume all costs thereof.

## 11.6 Copyright Notice

---

No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation into a foreign language) without prior agreement and written consent from Trenz Electronic.

## 11.7 Technology Licenses

---

The hardware / firmware / software described in this document are furnished under a license and may be used / modified / copied only in accordance with the terms of such license.

## 11.8 Environmental Protection

---

To confront directly with the responsibility toward the environment, the global community and eventually also oneself. Such a resolution should be integral part not only of everybody's life. Also enterprises shall be conscious of their social responsibility and contribute to the preservation of our common living space. That is why Trenz Electronic invests in the protection of our Environment.

## 11.9 REACH, RoHS and WEEE

---

### **REACH**

Trenz Electronic is a manufacturer and a distributor of electronic products. It is therefore a so called downstream user in the sense of REACH<sup>16</sup>. The products we supply to you are solely non-chemical products (goods). Moreover and under normal and reasonably foreseeable circumstances of application, the goods supplied to you shall not release any substance. For that, Trenz Electronic is obliged to neither register nor to provide safety data sheet. According to present knowledge and to best of our knowledge, no SVHC (Substances of Very High Concern) on the Candidate List<sup>17</sup> are contained in our products. Furthermore, we will immediately and unsolicited inform our customers in compliance with REACH - Article 33 if any substance present in our goods (above a concentration of 0,1 % weight by weight) will be classified as SVHC by the European Chemicals Agency (ECHA)<sup>18</sup>.

### **RoHS**

Trenz Electronic GmbH herewith declares that all its products are developed, manufactured and distributed RoHS compliant.

### **WEEE**

Information for users within the European Union in accordance with Directive 2002/96/EC of the European Parliament and of the Council of 27 January 2003 on waste electrical and electronic equipment (WEEE).

Users of electrical and electronic equipment in private households are required not to dispose of waste electrical and electronic equipment as unsorted municipal waste and to collect such waste electrical and electronic equipment separately. By the 13 August 2005, Member States shall have ensured that systems are set up allowing final holders and distributors to return waste electrical and electronic equipment at least free of charge. Member States shall ensure the availability and accessibility of the necessary collection facilities. Separate collection is the precondition to ensure specific treatment and recycling of waste electrical and electronic equipment and is necessary to achieve the chosen level of protection of human health and the environment in the European Union.

---

<sup>16</sup> <http://guidance.echa.europa.eu/>

<sup>17</sup> <https://echa.europa.eu/candidate-list-table>

<sup>18</sup> <http://www.echa.europa.eu/>

Consumers have to actively contribute to the success of such collection and the return of waste electrical and electronic equipment. Presence of hazardous substances in electrical and electronic equipment results in potential effects on the environment and human health. The symbol consisting of the crossed-out wheeled bin indicates separate collection for waste electrical and electronic equipment.

Trenz Electronic is registered under WEEE-Reg.-Nr. DE97922676.

 2019-06-07