










FrontPanel	FMC
FrontPanel.SchDoc	FMC.SchDoc
FPGA	PMOD
FPGA.SchDoc	PMOD.SchDoc
FTDI_JTAG	USB
FTDI_JTAG.SchDoc	USB.SchDoc
FTDI_UART	USB-HUB
FTDI_UART.SchDoc	USB-HUB.SchDoc
HDMI	USB-PHY
HDMI.SchDoc	USB-PHY.SchDoc
DDR3-RAM_FPGA	Power
DDR3-RAM_FPGA.SchDoc	Power.SchDoc
DDR3-RAM_HPS	MGMT_FPGA
DDR3-RAM_HPS.SchDoc	MGMT_FPGA.SchDoc
Ethernet	MGMT_FPGA_Misc
Ethernet.SchDoc	MGMT_FPGA_Misc.SchDoc



I2C addr: 0x4A



Serial1  
Serial  
Serialnumber 6,3 x 6,3mm



HPS I2C Addr:	Component
0x4A	Temperatur Sensor
0x50	EEPROM
0x70	Clock

HDMI I2C Addr:	Component
0x72	HDMI

HPS FMC I2C Addr:	Component
0x50	FMC

Design drawn by: ED  
Checked by: VT  
Assembly variant: Default  
Created by: ED  
Modified by: ED  
Modified at: 2020-05-29



Title: TEI0022

A4	Number: TEI0022.PrjPCB Default	Rev. 03
Date: 2019-12-13	Copyright: Trenz Electronic GmbH	Page 1 of 34
Drawn by: ED	Filename: TEI0022.SchDoc	

1

2

3

4

A

B

C


D

A

B

C

D





BOOTSEL0 | BOOTSEL1 | BOOTSEL2 | Boot Select

0	0	1	FPGA
1	0	1	SD/MMC (3.3V)
1	1	1	SPI(3.3V)

JTAGSEL0 | JTAGSEL1 | JTAGEN | JTAG Selection

X	X	1 - (ON)	MAX10
0 - (ON)	0 - (ON)	0 - (OFF)	CYCLONE V HPS
0 - (ON)	1 - (OFF)	0 - (OFF)	CYCLONE V FPGA
1 - (OFF)	0 - (ON)	0 - (OFF)	FMC




Title: <b>FrontPanel</b>		
A4	Number: <b>TEI0022.PrjPCB Default</b>	Rev. <b>03</b>
Date: <b>2019-12-13</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page 2 of 34
Drawn by: <b>ED</b>	Filename: <b>FrontPanel.SchDoc</b>	

1


2

3


4





10M08SAU169C8G




10M08SAU169C8G



10M08SAU169C8G



10M08SAU169C8G





MAX10

BOOTSEL











Title: <b>MGMT_FPGA</b>		
A4	Number: <b>TEI0022.PrjPCB Default</b>	Rev. <b>03</b>
Date: <b>2019-12-13</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>3</b> of <b>34</b>
Drawn by: <b>ED</b>	Filename: <b>MGMT_FPGA.SchDoc</b>	



Title: <b>MGMT_FPGA_Misc</b>		
A4	Number: <b>TEI0022.PrjPCB Default</b>	Rev. <b>03</b>
Date: <b>2019-12-13</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>4</b> of <b>34</b>
Drawn by: <b>ED</b>	Filename: <b>MGMT_FPGA_Misc.SchDoc</b>	

- FPGA\_Bank\_3A  
FPGA\_Bank\_3A.SchDoc
- FPGA\_Bank\_3B  
FPGA\_Bank\_3B.SchDoc
- FPGA\_Bank\_4A  
FPGA\_Bank\_4A.SchDoc
- FPGA\_Bank\_5  
FPGA\_Bank\_5.SchDoc
- FPGA\_Bank\_6A  
FPGA\_Bank\_6A.SchDoc
- FPGA\_Bank\_6B  
FPGA\_Bank\_6B.SchDoc
- FPGA\_Bank\_7A\_7B  
FPGA\_Bank\_7A\_7B.SchDoc
- FPGA\_Bank\_7C\_7D  
FPGA\_Bank\_7C\_7D.SchDoc
- FPGA\_Bank\_8\_9  
FPGA\_Bank\_8\_9.SchDoc
- FPGA\_Power  
FPGA\_Power.SchDoc
- FPGA\_Decoupling  
FPGA\_Decoupling.SchDoc



Title: <b>FPGA</b>		
A4	Number: <b>TEI0022.PrjPCB Default</b>	Rev. <b>03</b>
Date: <b>2019-12-13</b>	Copyright: <b>Trenz Electronic GmbH</b>	
Drawn by: <b>ED</b>	Filename: <b>FPGA.SchDoc</b>	

1

2

3

4

1

2

3


4

A

B

C

D



U10A

BANK 3A		VREFB3A0
VCCIO3A	IO, DATA8, (DIFFIO_RX_B1p, DIFFOUT_B1p, DQ1B)	AD6
VCCIO3A	IO, DATA6, (DIFFIO_RX_B1n, DIFFOUT_B1n, DQ1B)	AD11
VCCIO3A	IO, DATA7, (DIFFIO_TX_B2p, DIFFOUT_B2p, DQ1B)	AE12
VCCIO3A	IO, DATA5, (DIFFIO_TX_B2n, DIFFOUT_B2n)	AD9
VCCPD3A	IO, DATA12, (DIFFIO_RX_B3p, DIFFOUT_B3p, DQS1B)	AE9
VCCPD3A	IO, DATA10, (DIFFIO_RX_B3n, DIFFOUT_B3n, DQS1B)	AC9
	IO, DATA11, (DIFFIO_TX_B4p, DIFFOUT_B4p)	AD10
	IO, DATA9, (DIFFIO_TX_B4n, DIFFOUT_B4n, DQ1B)	AE11
	IO, CLKUSR, (DIFFIO_RX_B5p, DIFFOUT_B5p, DQ1B)	AF10
	IO, DATA14, (DIFFIO_RX_B5n, DIFFOUT_B5n, DQ1B)	AD7
	IO, DATA15, (DIFFIO_TX_B6p, DIFFOUT_B6p, DQ1B)	AE7
	IO, DATA13, (DIFFIO_TX_B6n, DIFFOUT_B6n, DQ1B)	AG3
	IO, PR_ERROR, (DIFFIO_RX_B7p, DIFFOUT_B7p)	AH4
	IO, PR_DONE, (DIFFIO_RX_B7n, DIFFOUT_B7n)	AF4
	IO, (DIFFIO_TX_B8p, DIFFOUT_B8p, DQ1B)	AF5
	IO, (DIFFIO_TX_B8n, DIFFOUT_B8n, DQ1B)	AF9
	IO, (DIFFIO_TX_B9p, DIFFOUT_B9p, DQ2B)	AG8
	IO, (DIFFIO_TX_B9n, DIFFOUT_B9n)	AF8
	IO, (DIFFIO_RX_B10p, DIFFOUT_B10p, DQ2B)	AG7
	IO, (DIFFIO_RX_B10n, DIFFOUT_B10n, DQ2B)	AG1
	IO, (DIFFIO_RX_B11p, DIFFOUT_B11p, DQS2B)	AH2
	IO, (DIFFIO_RX_B11n, DIFFOUT_B11n, DQS2B)	AA12
	IO, (DIFFIO_TX_B12p, DIFFOUT_B12p)	AB12
	IO, (DIFFIO_TX_B12n, DIFFOUT_B12n, DQ2B)	AF6
	IO, (DIFFIO_TX_B13p, DIFFOUT_B13p, DQ2B)	AG6
	IO, (DIFFIO_TX_B13n, DIFFOUT_B13n, DQ2B)	AG5
	IO, (DIFFIO_RX_B14p, DIFFOUT_B14p, DQ2B)	AH5
	IO, (DIFFIO_RX_B14n, DIFFOUT_B14n, DQ2B)	AJ1
	IO, (DIFFIO_RX_B15p, DIFFOUT_B15p)	AJ2
	IO, (DIFFIO_RX_B15n, DIFFOUT_B15n)	AC12
	IO, (DIFFIO_TX_B16p, DIFFOUT_B16p, DQ2B)	AD12
	IO, (DIFFIO_TX_B16n, DIFFOUT_B16n, DQ2B)	AG2
	AS_DATA0, ASDO, DATA0	AH3
	AS_DATA1, DATA1	AE6
	AS_DATA2, DATA2	AE5
	AS_DATA3, DATA3	AE8
	nCSO, DATA4	AC7
		AB8

5CSEMA5F31C8N

AD6	GND
AD11	P0 IO2
AE12	P3 IO1
AD9	P0 IO1
AE9	P1 IO8
AC9	P0 IO5
AD10	P0 IO6
AE11	P3 IO5
AF10	P3 IO6
AD7	P1 IO4
AE7	P1 IO7
AG3	P2 IO4
AH4	P2 IO6
AF4	P1 IO2
AF5	P1 IO6
AF9	P3 IO2
AG8	P3 IO3
AF8	P1 IO3
AG7	P3 IO7
AG1	P1 IO5
AH2	P2 IO7
AA12	P0 IO7
AB12	P0 IO8
AF6	P3 IO8
AG6	P3 IO4
AG5	P2 IO5
AH5	P2 IO1
AJ1	P2 IO8
AJ2	P2 IO3
AC12	P0 IO4
AD12	P0 IO3
AG2	P1 IO1
AH3	P2 IO2
AE6	AS_DATA0
AE5	AS_DATA1
AE8	AS_DATA2
AC7	AS_DATA3
AB8	nCSO

AS




Title: FPGA_Bank_3A		
A4	Number: TEI0022.PrjPCB Default	Rev. 03
Date: 2019-12-13	Copyright: Trenz Electronic GmbH	Page 6 of 34
Drawn by: ED	Filename: FPGA_Bank_3A.SchDoc	










U10E

VCCIO5A	BANK 5A	VREFB5AN0
W23		
AB24		
AD28		
AG29		
V22		
V24		
VCCPD5A		
VCCPD5A		
VCCIO5A	IO, RZQ_1, (DIFFIO_TX_R1p, DIFFOUT_R1p, DQ1R)	
VCCIO5A	IO, PR_REQUEST, (DIFFIO_TX_R1n, DIFFOUT_R1n, DQ1R)	
VCCIO5A	IO, INIT_DONE, (DIFFIO_RX_R2p, DIFFOUT_R2p)	
VCCIO5A	IO, nCEO, (DIFFIO_TX_R3p, DIFFOUT_R3p, DQ1R)	
VCCIO5A	IO, CvP_CONFDONE, (DIFFIO_TX_R3n, DIFFOUT_R3n, DQ1R)	
VCCIO5A	IO, (DIFFIO_RX_R4p, DIFFOUT_R4p, DQ1R)	
VCCIO5A	IO, (DIFFIO_RX_R4n, DIFFOUT_R4n, DQ1R)	
VCCIO5A	IO, DEV_OE, (DIFFIO_TX_R5p, DIFFOUT_R5p)	
VCCIO5A	IO, DEV_CLRn, (DIFFIO_TX_R5n, DIFFOUT_R5n, DQ1R)	
VCCIO5A	IO, (DIFFIO_RX_R6p, DIFFOUT_R6p, DQS1R)	
VCCIO5A	IO, (DIFFIO_RX_R6n, DIFFOUT_R6n, DQSn1R)	
VCCIO5A	IO, (DIFFIO_TX_R7p, DIFFOUT_R7p, DQ1R)	
VCCIO5A	IO, (DIFFIO_TX_R7n, DIFFOUT_R7n)	
VCCIO5A	IO, (DIFFIO_RX_R8p, DIFFOUT_R8p, DQ1R)	
VCCIO5A	IO, (DIFFIO_RX_R8n, DIFFOUT_R8n, DQ1R)	
VCCIO5A	IO, (DIFFIO_RX_R9p, DIFFOUT_R9p)	
VCCIO5A	IO, (DIFFIO_RX_R9n, DIFFOUT_R9n)	
VCCIO5A	IO, (DIFFIO_TX_R10p, DIFFOUT_R10p, DQ2R)	
VCCIO5A	IO, (DIFFIO_TX_R10n, DIFFOUT_R10n, DQ2R)	
VCCIO5A	IO, (DIFFIO_RX_R11p, DIFFOUT_R11p, DQ2R)	
VCCIO5A	IO, (DIFFIO_RX_R11n, DIFFOUT_R11n, DQ2R)	
VCCIO5A	IO, (DIFFIO_TX_R12p, DIFFOUT_R12p, DQ2R)	
VCCIO5A	IO, (DIFFIO_TX_R12n, DIFFOUT_R12n, DQ2R)	
VCCIO5A	IO, (DIFFIO_RX_R13p, DIFFOUT_R13p, DQS2R)	
VCCIO5A	IO, (DIFFIO_RX_R13n, DIFFOUT_R13n, DQSn2R)	
VCCIO5A	IO, (DIFFIO_TX_R14p, DIFFOUT_R14p)	
VCCIO5A	IO, (DIFFIO_TX_R14n, DIFFOUT_R14n, DQ2R)	
VCCIO5A	IO, (DIFFIO_RX_R15p, DIFFOUT_R15p, DQ2R)	
VCCIO5A	IO, (DIFFIO_RX_R15n, DIFFOUT_R15n, DQ2R)	
VCCIO5A	IO, (DIFFIO_TX_R16p, DIFFOUT_R16p, DQ2R)	
VCCIO5A	IO, (DIFFIO_TX_R16n, DIFFOUT_R16n)	

AC24	GND
AG27	HDMI_D4
AH28	HDMI_D6
AD25	HDMI_HS
AC25	HDMI_INT
AJ29	HDMI_D8
AH29	HDMI_D10
W20	HDMI_D15
Y21	CT_HPDP
AE26	HDMI_D0
AD27	HDMI_D9
W21	HDMI_D21
W22	HDMI_D1
AA25	HDMI_D3
AB26	HDMI_D5
AB22	HDMI_VS
AB23	LS_OE
AA24	HDMI_D18
AB25	HDMI_D22
AE27	HDMI_D2
AE28	HDMI_D13
Y23	CEC_CLK
Y24	HDMI_D20
AG28	HDMI_D12
AF28	HDMI_D19
V23	HDMI_D23
W24	HDMI_DE
AF29	HDMI_D16
AF30	HDMI_D17
AD26	HDMI_D11
AC27	HDMI_D7
AH30	HDMI_CLK
AG30	HDMI_D14

5CSEMA5F31C8N



U10F


VCCIO5B	BANK 5B	VREFB5BN0
AA27		
AE30		
U23		
VCCPD5B		
VCCIO5B	IO, (DIFFIO_RX_R17p, DIFFOUT_R17p)	
VCCIO5B	IO, (DIFFIO_RX_R17n, DIFFOUT_R17n)	
VCCIO5B	IO, (DIFFIO_TX_R18p, DIFFOUT_R18p, DQ3R)	
VCCIO5B	IO, (DIFFIO_TX_R18n, DIFFOUT_R18n, DQ3R)	
VCCIO5B	IO, (DIFFIO_RX_R19p, DIFFOUT_R19p, DQ3R)	
VCCIO5B	IO, (DIFFIO_RX_R19n, DIFFOUT_R19n, DQ3R)	
VCCIO5B	IO, (DIFFIO_TX_R20p, DIFFOUT_R20p, DQ3R)	
VCCIO5B	IO, (DIFFIO_TX_R20n, DIFFOUT_R20n, DQ3R)	
VCCIO5B	IO, CLK5p, (DIFFIO_RX_R21p, DIFFOUT_R21p, DQS3R)	
VCCIO5B	IO, CLK5n, (DIFFIO_RX_R21n, DIFFOUT_R21n, DQSn3R)	
VCCIO5B	IO, FPLL_BR_CLKOUT0p, FPLL_BR_CLKOUTp, FPLL_BR_FB, (DIFFIO_TX_R22p, DIFFOUT_R22p)	
VCCIO5B	IO, FPLL_BR_CLKOUT1, FPLL_BR_CLKOUTn, (DIFFIO_TX_R22n, DIFFOUT_R22n, DQ3R)	
VCCIO5B	IO, CLK4p, FPLL_BR_FBp, (DIFFIO_RX_R23p, DIFFOUT_R23p, DQ3R)	
VCCIO5B	IO, CLK4n, FPLL_BR_FBn, (DIFFIO_RX_R23n, DIFFOUT_R23n, DQ3R)	
VCCIO5B	IO, (DIFFIO_TX_R24p, DIFFOUT_R24p, DQ3R)	
VCCIO5B	IO, RZQ_2, (DIFFIO_TX_R24n, DIFFOUT_R24n)	

AA29	GND
W25	FMC_PG_C2M
Y25	
AC28	LED_FPGA_1
AC29	LED_FPGA_2
AB30	HDMI_SPDIFOUT
AA30	HDMI_SPDIF
AB28	
AA28	FMC_PRSENT_M2C#
AA26	TRIGGER_INPUT
AB27	
AE29	TRIGGER_OUTPUT
AD29	CLK_OUTPUT
Y26	EXT_CLK_INPUT
Y27	
AD30	HDMI_I2C_SDA_PL
AC30	HDMI_I2C_SCL_PL

5CSEMA5F31C8N



Title: <b>FPGA_Bank_5</b>		
A4	Number: <b>TEI0022.PrjPCB Default</b>	Rev. <b>03</b>
Date: <b>2019-12-13</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>9</b> of <b>34</b>
Drawn by: <b>ED</b>	Filename: <b>FPGA_Bank_5.SchDoc</b>	



U10G

**BANK 6A**

VCCIO6A_HPS	VREFB6AN0_HPS	
VCCIO6A_HPS	HPS_DDR, (HPS_CS#_0, HPS_CS#_0)	H24
VCCIO6A_HPS	HPS_DDR, (HPS_CS#_1, HPS_CS#_1)	K21
VCCIO6A_HPS	HPS_DDR, (HPS_CAS#)	E27
VCCIO6A_HPS	HPS_DDR, (HPS_RAS#)	D30
VCCIO6A_HPS	HPS_DDR, (HPS_WE#)	C28
VCCPD6A6B_HPS	HPS_DDR, (HPS_ODT_0, HPS_ODT_0)	H28
VCCPD6A6B_HPS	HPS_DDR, (HPS_ODT_1, HPS_ODT_1)	H29
VCCPD6A6B_HPS	HPS_DDR, (HPS_DQS_0, HPS_DQS_0)	N18
VCCPD6A6B_HPS	HPS_DDR, (HPS_DQS#_0, HPS_DQS#_0)	M19
HPS_DDR, (HPS_CK, HPS_CK)	HPS_DDR, (HPS_DM_0, HPS_DM_0)	K28
HPS_DDR, (HPS_CK#, HPS_CK#)	HPS_DDR, (HPS_DQ_0, HPS_DQ_0)	K23
HPS_DDR, (HPS_CKE_0, HPS_CKE_0)	HPS_DDR, (HPS_DQ_1, HPS_DQ_1)	K22
HPS_DDR, (HPS_CKE_1, HPS_CKE_1)	HPS_DDR, (HPS_DQ_2, HPS_DQ_2)	H30
HPS_DDR, (HPS_BA_0)	HPS_DDR, (HPS_DQ_3, HPS_DQ_3)	G28
HPS_DDR, (HPS_BA_1)	HPS_DDR, (HPS_DQ_4, HPS_DQ_4)	L25
HPS_DDR, (HPS_BA_2)	HPS_DDR, (HPS_DQ_5, HPS_DQ_5)	L24
HPS_DDR, (HPS_A_0, HPS_CA_0)	HPS_DDR, (HPS_DQ_6, HPS_DQ_6)	K30
HPS_DDR, (HPS_A_1, HPS_CA_1)	HPS_DDR, (HPS_DQ_7, HPS_DQ_7)	J29
HPS_DDR, (HPS_A_2, HPS_CA_2)	HPS_DDR, (HPS_DQ_8, HPS_DQ_8)	N25
HPS_DDR, (HPS_A_3, HPS_CA_3)	HPS_DDR, (HPS_DQ_9, HPS_DQ_9)	N24
HPS_DDR, (HPS_A_4, HPS_CA_4)	HPS_DDR, (HPS_DQ_10, HPS_DQ_10)	M28
HPS_DDR, (HPS_A_5, HPS_CA_5)	HPS_DDR, (HPS_DQ_11, HPS_DQ_11)	K26
HPS_DDR, (HPS_A_6, HPS_CA_6)	HPS_DDR, (HPS_DQ_12, HPS_DQ_12)	L26
HPS_DDR, (HPS_A_7, HPS_CA_7)	HPS_DDR, (HPS_DQ_13, HPS_DQ_13)	K29
HPS_DDR, (HPS_A_8, HPS_CA_8)	HPS_DDR, (HPS_DQ_14, HPS_DQ_14)	K27
HPS_DDR, (HPS_A_9, HPS_CA_9)	HPS_DDR, (HPS_DQ_15, HPS_DQ_15)	M26
HPS_DDR, (HPS_A_10, HPS_CA_10)	HPS_DDR, (HPS_DQ_16, HPS_DQ_16)	M27
HPS_DDR, (HPS_A_11, HPS_CA_11)	HPS_DDR, (HPS_DQ_17, HPS_DQ_17)	L28
HPS_DDR, (HPS_A_12, HPS_CA_12)	HPS_DDR, (HPS_DQ_18, HPS_DQ_18)	M30
HPS_DDR, (HPS_A_13, HPS_CA_13)	HPS_DDR, (HPS_DQ_19, HPS_DQ_19)	D27
HPS_DDR, (HPS_A_14, HPS_CA_14)	HPS_DDR, (HPS_DQ_20, HPS_DQ_20)	R143
HPS_DDR, (HPS_A_15, HPS_CA_15)	HPS_DDR, (HPS_DQ_21, HPS_DQ_21)	240R
HPS_GPIO0	HPS_RZQ_0	


VDD_DDR_HPS	R46	10K	HPS_SW1	M25
VDD_DDR_HPS	R44	10K	HPS_SW2	J26
VDD_DDR_HPS	R135	10K	THERM_N	N23
VDD_DDR_HPS	R133	10K	ALERT_N	M22

5CSEMA5F31C8N

	Title: <b>FPGA_Bank_6A</b>	
	A4	Number: <b>TEI0022.PrjPCB Default</b>
	Date: <b>2019-12-13</b>	Copyright: <b>Trenz Electronic GmbH</b>
	Drawn by: <b>ED</b>	Filename: <b>FPGA_Bank_6A.SchDoc</b>

Rev. **03**


Page 10 of 34




U10H

Pin	Signal	Component
P23	VCCIO6B_HPS	VCCIO6B_HPS
P28	VCCIO6B_HPS	VCCIO6B_HPS
R25	VCCIO6B_HPS	VCCIO6B_HPS
T22	VCCIO6B_HPS	VCCIO6B_HPS
U19	VCCIO6B_HPS	VCCIO6B_HPS
V26	VCCIO6B_HPS	VCCIO6B_HPS
P30	HPS_DDR, (HPS_RESET#, HPS_RESET#)	HPS_DDR, (HPS_RESET#, HPS_RESET#)
R19	HPS_DDR, (HPS_DQS_2, HPS_DQS_2)	HPS_DDR, (HPS_DQS_2, HPS_DQS_2)
R18	HPS_DDR, (HPS_DQS#_2, HPS_DQS#_2)	HPS_DDR, (HPS_DQS#_2, HPS_DQS#_2)
R28	HPS_DDR, (HPS_DM_2, HPS_DM_2)	HPS_DDR, (HPS_DM_2, HPS_DM_2)
U26	HPS_DDR, (HPS_DQ_16, HPS_DQ_16)	HPS_DDR, (HPS_DQ_16, HPS_DQ_16)
T26	HPS_DDR, (HPS_DQ_17, HPS_DQ_17)	HPS_DDR, (HPS_DQ_17, HPS_DQ_17)
N29	HPS_DDR, (HPS_DQ_18, HPS_DQ_18)	HPS_DDR, (HPS_DQ_18, HPS_DQ_18)
N28	HPS_DDR, (HPS_DQ_19, HPS_DQ_19)	HPS_DDR, (HPS_DQ_19, HPS_DQ_19)
P26	HPS_DDR, (HPS_DQ_20, HPS_DQ_20)	HPS_DDR, (HPS_DQ_20, HPS_DQ_20)
P27	HPS_DDR, (HPS_DQ_21, HPS_DQ_21)	HPS_DDR, (HPS_DQ_21, HPS_DQ_21)
N27	HPS_DDR, (HPS_DQ_22, HPS_DQ_22)	HPS_DDR, (HPS_DQ_22, HPS_DQ_22)
R29	HPS_DDR, (HPS_DQ_23, HPS_DQ_23)	HPS_DDR, (HPS_DQ_23, HPS_DQ_23)
R22	HPS_DDR, (HPS_DQS_3, HPS_DQS_3)	HPS_DDR, (HPS_DQS_3, HPS_DQS_3)
R21	HPS_DDR, (HPS_DQS#_3, HPS_DQS#_3)	HPS_DDR, (HPS_DQS#_3, HPS_DQS#_3)
W30	HPS_DDR, (HPS_DM_3, HPS_DM_3)	HPS_DDR, (HPS_DM_3, HPS_DM_3)
P24	HPS_DDR, (HPS_DQ_24, HPS_DQ_24)	HPS_DDR, (HPS_DQ_24, HPS_DQ_24)
T29	HPS_DDR, (HPS_DQ_26, HPS_DQ_26)	HPS_DDR, (HPS_DQ_26, HPS_DQ_26)
P25	HPS_DDR, (HPS_DQ_25, HPS_DQ_25)	HPS_DDR, (HPS_DQ_25, HPS_DQ_25)
T28	HPS_DDR, (HPS_DQ_27, HPS_DQ_27)	HPS_DDR, (HPS_DQ_27, HPS_DQ_27)
R27	HPS_DDR, (HPS_DQ_28, HPS_DQ_28)	HPS_DDR, (HPS_DQ_28, HPS_DQ_28)
R26	HPS_DDR, (HPS_DQ_29, HPS_DQ_29)	HPS_DDR, (HPS_DQ_29, HPS_DQ_29)
V30	HPS_DDR, (HPS_DQ_30, HPS_DQ_30)	HPS_DDR, (HPS_DQ_30, HPS_DQ_30)
W29	HPS_DDR, (HPS_DQ_31, HPS_DQ_31)	HPS_DDR, (HPS_DQ_31, HPS_DQ_31)
T24	HPS_DDR, (HPS_DQS_4, HPS_DQS_4)	HPS_DDR, (HPS_DQS_4, HPS_DQS_4)
T23	HPS_DDR, (HPS_DQS#_4, HPS_DQS#_4)	HPS_DDR, (HPS_DQS#_4, HPS_DQS#_4)
W27	HPS_DDR, (HPS_DM_4, HPS_DM_4)	HPS_DDR, (HPS_DM_4, HPS_DM_4)
W26	HPS_DDR, (HPS_DQ_32, HPS_DQ_32)	HPS_DDR, (HPS_DQ_32, HPS_DQ_32)
R24	HPS_DDR, (HPS_DQ_33, HPS_DQ_33)	HPS_DDR, (HPS_DQ_33, HPS_DQ_33)
U27	HPS_DDR, (HPS_DQ_34, HPS_DQ_34)	HPS_DDR, (HPS_DQ_34, HPS_DQ_34)
V28	HPS_DDR, (HPS_DQ_35, HPS_DQ_35)	HPS_DDR, (HPS_DQ_35, HPS_DQ_35)
T25	HPS_DDR, (HPS_DQ_36, HPS_DQ_36)	HPS_DDR, (HPS_DQ_36, HPS_DQ_36)
U25	HPS_DDR, (HPS_DQ_37, HPS_DQ_37)	HPS_DDR, (HPS_DQ_37, HPS_DQ_37)
V27	HPS_DDR, (HPS_DQ_38, HPS_DQ_38)	HPS_DDR, (HPS_DQ_38, HPS_DQ_38)
V29	HPS_DDR, (HPS_DQ_39, HPS_DQ_39)	HPS_DDR, (HPS_DQ_39, HPS_DQ_39)
N30	HPS_GPI4	HPS_GPI4
P29	HPS_GPI5	HPS_GPI5
P22	HPS_GPI6	HPS_GPI6
V20	HPS_GPI7	HPS_GPI7
T30	HPS_GPI8	HPS_GPI8
U28	HPS_GPI9	HPS_GPI9
T21	HPS_GPI10	HPS_GPI10
U20	HPS_GPI11	HPS_GPI11
V29	HPS_GPI12	HPS_GPI12
Y28	HPS_GPI13	HPS_GPI13

5CSEMA5F31C8N




	Title: <b>FPGA_Bank_6B</b>		
	A4	Number: <b>TEI0022.PrjPCB Default</b>	Rev. <b>03</b>
	Date: <b>2019-12-13</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>11</b> of <b>34</b>
	Drawn by: <b>ED</b>	Filename: <b>FPGA_Bank_6B.SchDoc</b>	



5CSEMA5F31C8N



Title: <b>FPGA_Bank_7A_7B</b>		
A4	Number: <b>TEI0022.PrjPCB Default</b>	Rev. <b>03</b>
Date: <b>2019-12-13</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>12</b> of <b>34</b>
Drawn by: <b>ED</b>	Filename: <b>FPGA_Bank_7A_7B.SchDoc</b>	



5CSEMA5F31C8N

	Title: <b>FPGA_Bank_7C_7D</b>	
	A4	Number: <b>TEI0022.PrjPCB Default</b>
	Date: <b>2019-12-13</b>	Copyright: <b>Trenz Electronic GmbH</b>
	Drawn by: <b>ED</b>	Filename: <b>FPGA_Bank_7C_7D.SchDoc</b>

Rev. **03**

Page 13 of 34

A

A

B


B

C


C

D


D




5CSEMA5F31C8N



5CSEMA5F31C8N



5CSEMA5F31C8N




5CSEMA5F31C8N

MSEL4 | MSEL3 | MSEL2 | MSEL1 | MSEL0 | Configuration Scheme

1	0	0	1	0	AS (x1 and x4) Fast
1	0	0	1	1	AS (x1 and x4) Standard



Title: <b>FPGA_Bank_8_9</b>		
A4	Number: <b>TEI0022.PrjPCB Default</b>	Rev. <b>03</b>
Date: <b>2019-12-13</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>14</b> of <b>34</b>
Drawn by: <b>ED</b>	Filename: <b>FPGA_Bank_8_9.SchDoc</b>	



			Title: <b>FPGA_Power</b>	
			A4	Number: <b>TEI0022.PrjPCB Default</b>
Date: <b>2019-12-13</b>		Copyright: <b>Trenz Electronic GmbH</b>		Page <b>15</b> of <b>34</b>
Drawn by: <b>ED</b>		Filename: <b>FPGA_Power.SchDoc</b>		

1

2

3

4

A

A

B






B

C

C

D

D



Title: FPGA_Decoupling		
A4	Number: TEI0022.PrjPCB Default	Rev. 03
Date: 2019-12-13	Copyright: Trenz Electronic GmbH	Page 16 of 34
Drawn by: ED	Filename: FPGA_Decoupling.SchDoc	



1

2



3

4






Title: <b>DDR3-RAM_FPGA</b>		
A4	Number: <b>TEI0022.PrjPCB Default</b>	Rev. <b>03</b>
Date: <b>2019-12-13</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>17</b> of <b>34</b>
Drawn by: <b>ED</b>	Filename: <b>DDR3-RAM_FPGA.SchDoc</b>	



**trenz electronic**

**Title: DDR3-RAM\_HPS**

A4	Number: TEI0022.PrjPCB Default	Rev. 03
Date: 2019-12-13	Copyright: Trenz Electronic GmbH	Page 18 of 34
Drawn by: ED	Filename: DDR3-RAM_HPS.SchDoc	




i JTAG\_FTDI

i FTDI\_BUS






Title: <b>FTDI_JTAG</b>		
A4	Number: <b>TEI0022.PrjPCB Default</b>	Rev. <b>03</b>
Date: <b>2019-12-13</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>19</b> of <b>34</b>
Drawn by: <b>ED</b>	Filename: <b>FTDI_JTAG.SchDoc</b>	




# USB/UART Bridge




Micro USB2.0 B 90°






			Title: <b>FTDI_UART</b>	
			A4	Number: <b>TEI0022.PrjPCB Default</b>
Date: 2019-12-13		Copyright: Trenz Electronic GmbH		Page 20 of 34
Drawn by: ED		Filename: <b>FTDI_UART.SchDoc</b>		



Title: Ethernet		
A4	Number: TEI0022.PrjPCB Default	Rev. 03
Date: 2019-12-13	Copyright: Trenz Electronic GmbH	Page 21 of 34
Drawn by: ED	Filename: Ethernet.SchDoc	




Title: <b>USB</b>		
A4	Number: <b>TEI0022.PrjPCB Default</b>	Rev. <b>03</b>
Date: <b>2019-12-13</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>22</b> of <b>34</b>
Drawn by: <b>ED</b>	Filename: <b>USB.SchDoc</b>	




Title: <b>USB-HUB</b>		
A4	Number: <b>TEI0022.PrjPCB Default</b>	Rev. <b>03</b>
Date: <b>2019-12-13</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>23</b> of <b>34</b>
Drawn by: <b>ED</b>	Filename: <b>USB-HUB.SchDoc</b>	

VBAT, VDD33, and VDD18 can be applied in any order.  
 The VDD18 supply must be turned on and stable before  
 the VDDIO supply is applied. This does not apply in  
 cases where the VDD18 and VDDIO are tied together.




	Title: <b>USB-PHY</b>		
	A4	Number: <b>TEI0022.PrjPCB Default</b>	Rev. <b>03</b>
	Date: <b>2019-12-13</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>24</b> of <b>34</b>
	Drawn by: <b>ED</b>	Filename: <b>USB-PHY.SchDoc</b>	





Title: <b>HDMI</b>		
A4	Number: <b>TEI0022.PrjPCB Default</b>	Rev. <b>03</b>
Date: 2019-12-13	Copyright: Trenz Electronic GmbH	Page 25 of 34
Drawn by: ED	Filename: <b>HDMI.SchDoc</b>	

I2C Address: 0x50  
 Pin C34: GA[0]=0  
 Pin D35: GA[1]=0



ASP-134603-01 CC-LPC-10

ASP-134603-01 CC-LPC-10

FMC_VADJ	2 A	FMC_VADJ	FPGA
FMC_VREF_A_M2C	1 mA		
3P3VAUX	20 mA	+3.3 V	FPGA
3P3V	3 A	+3.3V_FMC	FPGA
+12.0V	1 A	+12.0V_FMC	

	Title: <b>FMC</b>	
	A4	Number: <b>TEI0022.PrjPCB Default</b>
	Date: 2019-12-13	Copyright: Trenz Electronic GmbH
	Rev. <b>03</b>	Page 26 of 34
Drawn by: <b>ED</b>		Filename: <b>FMC.SchDoc</b>

1

2

3

4

A

A

B









B


C

C

D

D



	Title: <b>PMOD</b>		
	A4	Number: <b>TEI0022.PrjPCB Default</b>	Rev. <b>03</b>
	Date: <b>2019-12-13</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>27</b> of <b>34</b>
	Drawn by: <b>ED</b>	Filename: <b>PMOD.SchDoc</b>	

1


2

3


4

- Power1  
Power1.SchDoc
- Power2  
Power2.SchDoc
- Power3  
Power3.SchDoc
- Power4  
Power4.SchDoc
- Power5  
Power5.SchDoc


### Power Supply Structure



### Power Supply Sequencing




### Brown Out Detection



VADJ-Threshold: 1.0 V



Title: TEB0911		
A4	Number: TEI0022.PrjPCB Default	Rev. 03
Date: 2019-12-13	Copyright: Trenz Electronic GmbH	Page 28 of 34
Drawn by: ED	Filename: Power.SchDoc	






OV = 13.5 V  
UV = 10.25V



For 12 V input mode:  
R52 = 6M32  
R54 = 75k  
R55 = 249k  
OV = 10.25 V  
UV = 13.5 V






Title: <b>Power1</b>		
A4	Number: <b>TEI0022.PrjPCB Default</b>	Rev. <b>03</b>
Date: 2019-12-13	Copyright: Trenz Electronic GmbH	Page 29 of 34
Drawn by: ED	Filename: <b>Power1.SchDoc</b>	




			Title: Power2	
			A4	Number: TEI0022.PrjPCB Default
Date: 2019-12-13		Copyright: Trenz Electronic GmbH		Page 30 of 34
Drawn by: ED		Filename: Power2.SchDoc		



Title: Power3		
A4	Number: TEI0022.PrjPCB Default	Rev. 03
Date: 2019-12-13	Copyright: Trenz Electronic GmbH	Page 31 of 34
Drawn by: ED	Filename: Power3.SchDoc	







	Title: <b>Power4</b>		
	A4	Number: <b>TEI0022.PrjPCB Default</b>	Rev. <b>03</b>
	Date: <b>2019-12-13</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>32</b> of <b>34</b>
	Drawn by: <b>ED</b>	Filename: <b>Power4.SchDoc</b>	



VS2 | VS1 | VS0 | Output Voltage

0	0	0	3.3V
0	0	1	2.5V
0	1	0	1.8V
0	1	1	1.5V
1	0	0	1.25V
1	0	1	1.2V
1	1	0	0.8V (not supported by Intel Cyclone 5)



Title: <b>Power5</b>		
A4	Number: <b>TEI0022.PrjPCB Default</b>	Rev. <b>03</b>
Date: 2019-12-13	Copyright: Trenz Electronic GmbH	Page 33 of 34
Drawn by: ED	Filename: <b>Power5.SchDoc</b>	

CHANGES REV01 to REV02

- Added "Revision\_Changes.SchDoc"
- Swapped FTDL\_JTAG\_TMS/CS and FTDL\_JTAG\_TDI/DO at MAX10 (JIRA GT-1064)
- Added "+12 V" comment in PCB
- Added power in symbol and attention symbol in PCB
- LED circuits changed (JIRA GT-1062)
- FTDL LED polarity and resistors changed
- Added pull-ups at OCS\_N1...4 to "+3.3V"
- Changed net name CLK\_50MHz\_MAX10 to CLK\_MAX10
- Changed net name HPS\_CLK2\_25MHz to HPS\_CLK2
- Changed C468 and C469 from 33 pF to 47 pF
- Connected PG from U46 to MAX10
- Pulled the MODE pins from U45, U46, U50, and U56 down
- Changed net name "INTVCC\_+5.0V" to "MODE"
- Deleted nets "INTVCC\_+5.0V"
- Disconnect nets "Link\_ST", and "RX\_ER" from Cyclone V
- Inserted net "EN\_+5.0V" for controlling DCDC U46
- Changed the Power Supply Sequencing
- Changed resistors for LEDs
- Changed MODE pin circuit from U47 and U49 (JIRA GT-1077)
- Added pull up for net "HPS\_RST#\_BO"
- Added pull downs for net "MODE\_DDR\_HPS" and "MODE\_DDR\_FPGA"
- Change pull down of net "FPGA\_DDR-RESET" to pull up to "VDD\_DDR\_FPGA"
- Change pull down of net "HPS\_DDR-RESET" to pull up to "VDD\_DDR\_FPGA"
- Deleted 100 Ohm resistor between nets "SMA\_CLK\_OUT\_p" and "SMA\_CLK\_OUT\_n"
- Added zero Ohm resistor at U3 pin 2
- Added pull up for U2 pin HPS\_PORSEL
- Changed resistor values from signals CONF\_DONE\_I, nCONFIG\_I, and nSTATUS from 12k to 10k
- Changed voltage divider resistor values of R268 and R269
- Connected ID of U8 to +3.3V via a 0 Ohm resistor
- Changed R42 from 8k06 Ohm to 1k Ohm
- Added resistor divider (R279 and R283) for Ethernet clock input
- Connected Ethernet reset to Intel MAX10
- Added cooler attachment (JIRA GT-1070)
- Changed transistor T3 circuit to component U37
- Swapped HDMI pins (JIRA GT-1079)
- Changed programmable clock (U3) to project specific clock
- Connected net "QSPL\_RST" from Cyclone V to "+3.3V" via pull-up resistor
- Connected net "AS\_RST" from Cyclone V to "+3.3V" via pull-up resistor
- Added pull-up resistor for net "ETH\_MDC"
- Connect nets "GPIO2", "GPIO3", and "GPIO4" between MAX10 and Cyclone V
- Connect nets "THERM\_N" and "ALERT\_N" to Cyclone V bank 6A and changed pull-up to net "VDD\_DDR\_HPS"
- Connect nets "FPGA\_RST#\_SW" and "USER\_BTN\_SW" to MAX10 bank 8 and changed pull-up to net "+3.3V\_MAX10"
- Delete nets "BCBUS4", "BCBUS5", "BCBUS6", and "BCBUS7"
- Connect USB HUB reset to MAX10 with net "USB\_HUB\_RST"
- Increased size of "ARROW" logo on PCB
- Add boxes for LEDs on PCB
- Change address on PCB
- Change revision on PCB
- Changed RJ45 connector
- Changed assembly option of C35, C80, C81, C120, C121, C426, D26, D29, D32, R210, R228, R230, R255, R264, R225, R239, R193, R265, R241, R242, R243, R244, R245, and R226
- Changed D11, D12, D13, D14, D18, D19, and D25 from active-low to active-high
- Change resistor value of R41 from 0 Ohm to 33 Ohm
- Connect net "USB\_RST" to MAX10
- Insert resistors R207, R208, R209, and R284 to connect I2C HDMI with I2C HPS optionally
- Change net "PG\_VDD\_HPS" to "PG\_DDR\_HPS" and "PG\_VDD\_HPS"
- Insert R286 as pull-up for net "PG\_VDD\_HPS"
- Change net "PG\_VDD\_FPGA" to "PG\_DDR\_FPGA" and "PG\_VDD\_FPGA"
- Insert R285 as pull-up for net "PG\_VDD\_FPGA"
- Delete nets "BCBUS0" and "BCBUS3"
- Changed C436 to higher voltage range
- Library update
- Pull-up for I2C bus set to 2K2
- Deleted "BCBUS1" and "BCBUS2"

CHANGES REV02 to REV03

- Changed PGOOD connection for DCDC U47 (+2.5V)
- Changed PGOOD connection for DCDC U49 (+3.3V)
- Swapped TX and RX labels for FTDL\_RX and FTDL\_TX
- Added R287 and changed R14 and R279 to 301R
- Changed R13, R15...18, R20, R141, R169, R171...174 from 12K1 to 10K
- Changed R283 from 820R to 887R
- Changed R197 from 5K1 to 3K01 and added R288 with 2K
- Changed R2, R206, and R231 from 1K5 to 2K
- Changed R35 R36, R40, R52, R163, R164, from 2K2 to 2K
- Changed R128 from 2K2 to 2K and added R293 with 240R
- Change R262 from 174K to 150K and add R290 with 19K1
- Change R1 from 150K to 100K, R51 from 187K to 249K and add R292 with 249K in parallel to R51
- Changed R253 from 8K2 to 8K06
- Changed C46, C48, C74, C77, C86, C88, C114, C117 from 47nF to 22nF
- Changed R4, R11, R34, R37, R39, R44, R46, R165, R166, R190, R280, R281 from 12K to 10K
- Changed R125 from 12K to 10K and added R294 with 2K
- Changed R146 from 12K to 10K and added R295 with 2K
- Changed DDR U26, U27, U28, U29 from IS43TR16512BL-125KBLI (1 GByte) to IS43TR16256BL-125KBLI (512 MByte)



Title: Revision_Changes		
A4	Number: TEI0022.PrjPCB Default	Rev. 03
Date: 2019-12-13	Copyright: Trenz Electronic GmbH	Page 34 of 34
Drawn by: ED	Filename: Revision_Changes.SchDoc	