

1

2

3

4

FMC
FMC.SchDoc

DP_IC_SourceSide
DP_IC_SourceSide.SchDoc

DP_IC_SinkSide
DP_IC_SinkSide.SchDoc

MISC
MISC.SchDoc

MGT_CAPS
MGT_CAPS.SchDoc

PWR
PWR.SchDoc

CLOCK
Clock.SchDoc

PWR1
PWR1.SchDoc

B12
B12.SchDoc

B13
B13.SchDoc

B14
B14.SchDoc

B15
B15.SchDoc

B16
B16.SchDoc

B33
B33.SchDoc

B34
B34.SchDoc

FPGA-CFG
FPGA-CFG.SchDoc







FPGA-MGT
FPGA-MGT.SchDoc

FPGA-PWR
FPGA-PWR.SchDoc

LOGO1
TE Logo PRINT Layer

LOGO PRINT

Serial
Serialnumber 6,3 x 6.3mm



Title: TEF0007		
A4	Number: TEF0007 default	Rev. 02
Date: 2018-02-08	Copyright: Trenz Electronic GmbH / TT	Page1 of 20
Filename: TEF0007-01.SchDoc		

1

2

3

4

A

A

B











B


C

C







D

D








Title: TEF0007		
A4	Number: TEF0007 default	Rev. 02
Date: 2018-02-08	Copyright: Trenz Electronic GmbH	Page3 of 20
Filename: Clock.SchDoc		




		Title: TEF0007	
		A3	Rev. 02
Datum: 2018-02-08		Blatt 4 von 20	
Filename: DP_IC_SinkSide.SchDoc		Rev. 02	







			Title: TEF0007	
			A4	Number: TEF0007 default
Date: 2018-02-08		Copyright: Trenz Electronic GmbH / TT		Page 6 of 20
Filename: MISC.SchDoc				




Title: TEF0007		
A4	Number: TEF0007 default	Rev. 02
Date: 2018-02-08	Copyright: 2013 Trenz Electronic GmbH	Page 7 of 20
Filename: FPGA-CFG.SchDoc		


K70T version does not have this bank!


Title: TEF0007		
A4	Number: TEF0007 default	Rev. 02
Date: 2018-02-08	Copyright: 2013 Trenz Electronic GmbH	Page 8 of 20
Filename: B12.SchDoc		




	Title: TEF0007	
	A4	Number: TEF0007 default
	Date: 2018-02-08	Copyright: 2013 Trenz Electronic GmbH
	Page 9 of 20	Rev. 02
Filename: B13.SchDoc		



Title: TEF0007		
A4	Number: TEF0007 default	Rev. 02
Date: 2018-02-08	Copyright: 2013 Trenz Electronic GmbH	Page 10 of 20
Filename: B14.SchDoc		




Title: TEF0007		
A4	Number: TEF0007 default	Rev. 02
Date: 2018-02-08	Copyright: 2013 Trenz Electronic GmbH	Page 11 of 20
Filename: B15.SchDoc		



	Title: TEF0007		
	A4	Number: TEF0007 default	Rev. 02
	Date: 2018-02-08	Copyright: 2013 Trenz Electronic GmbH	Page 12 of 20
	Filename: B16.SchDoc		

UIF

BANK32




XC7K160T-2FBG676C

B32_NC

UIG


BANK33





XC7K160T-2FBG676C

B33_NC

	Title: TEF0007		
	A4	Number: TEF0007 default	Rev. 02
	Date: 2018-02-08	Copyright: 2013 Trenz Electronic GmbH	Page13 of 20
	Filename: B33.SchDoc		



Title: TEF0007		
A4	Number: TEF0007 default	Rev. 02
Date: 2018-02-08	Copyright: 2013 Trenz Electronic GmbH	Page 14 of 20
Filename: B34.SchDoc		

































Title: TEF007		Rev. 02
A4	Number: TEF007 default	
Date: 2018-02-08	Copyright: 2013 Trenz Electronic GmbH	Page 15 of 20
Filename: FPGA-MGT.SchDoc		

1

2

3

4



1

2

3

4

A

A

B


B






C

C




D

D

	Title: TEF0007		
	A4	Number: TEF0007 default	Rev. 02
	Date: 2018-02-08	Copyright: Trenz Electronic GmbH / TT	Page 16 of 20
	Filename: MGT_CAPS.SchDoc		



Title: TEF0007		
A4	Number: TEF0007 default	Rev. 02
Date: 2018-02-08	Copyright: 2013 Trenz Electronic GmbH	Page 17 of 20
Filename: FPGA-PWR.SchDoc		



Title: TEF0007		
A4	Number: TEF0007 default	Rev. 02
Date: 2018-02-08	Copyright: Trenz Electronic GmbH	Page 18 of 20
Filename: PWR.SchDoc		

A

A

B







B

C


C

D

D



Title: TEF0007		
A4	Number: TEF0007 default	Rev. 02
Date: 2018-02-08	Copyright: Trenz Electronic GmbH	Page 19 of 20
Filename: PWR1.SchDoc		



Title: TEF0007		
A4	Number: TEF0007 default	Rev. 02
Date: 2018-02-08	Copyright: Trenz Electronic GmbH	Page20 of 20
Filename: CLOCKS OVERVIEW.SchDoc		