

1

2

3

4

FMC
FMC.SchDoc

DP_IC_SourceSide
DP_IC_SourceSide.SchDoc

DP_IC_SinkSide
DP_IC_SinkSide.SchDoc

MISC
MISC.SchDoc

MGT_CAPS
MGT_CAPS.SchDoc

PWR
PWR.SchDoc

CLOCK
Clock.SchDoc

PWR1
PWR1.SchDoc

B12
B12.SchDoc

B13
B13.SchDoc

B14
B14.SchDoc

B15
B15.SchDoc

B16
B16.SchDoc

B33
B33.SchDoc

B34
B34.SchDoc

FPGA-CFG
FPGA-CFG.SchDoc

FPGA-MGT
FPGA-MGT.SchDoc


FPGA-PWR
FPGA-PWR.SchDoc

LOGO1
TE Logo PRINT Layer

LOGO PRINT

Serial
Serialnumber 6,3 x 6.3mm

~~S/N
Serialnumber~~



Assembly variant	default
Created by	VT
Modified by	VT
Modified at	04.05.2022
SVN Revision	



Title: TEF0007		
A4	Number: TEF0007 default	Rev. 02A
Date: 04.05.2022	Copyright: Trenz Electronic GmbH	Page1 of 21
Filename: TEF0007-01.SchDoc		

1

2

3

4

A

A

B











B

C


C

D

D



Title: TEF0007		
A3	Nummer: TEF0007	Rev. 02A
Datum: 04.05.2022	Zeichner: Trenz Electronic GmbH	Blatt 2 von 21
Filename: FMC.SchDoc		



1

2

3

4

A

A

B

B

C

C

D






D

1


2


3


4











			Title: TEF0007	
			A3	Rev. 02A
Datum: 04.05.2022		Zeichner: Trenz Electronic GmbH		Blatt 4 von 21
Filename: DP_IC_SinkSide.SchDoc				







	Title: TEF0007		
	A4	Number: TEF0007 default	Rev. 02A
	Date: 04.05.2022	Copyright: Trenz Electronic GmbH	Page 6 of 21
	Filename: MISC.SchDoc		




Title: TEF0007		
A4	Number: TEF0007 default	Rev. 02A
Date: 04.05.2022	Copyright: Trenz Electronic GmbH	Page 7 of 21
Filename: FPGA-CFG.SchDoc		


K70T version does not have this bank!


Title: TEF0007		
A4	Number: TEF0007 default	Rev. 02A
Date: 04.05.2022	Copyright: Trenz Electronic GmbH	Page 8 of 21
Filename: B12.SchDoc		




	Title: TEF0007		
	A4	Number: TEF0007 default	Rev. 02A
	Date: 04.05.2022	Copyright: Trenz Electronic GmbH	Page 9 of 21
	Filename: B13.SchDoc		




Title: TEF0007		
A4	Number: TEF0007 default	Rev. 02A
Date: 04.05.2022	Copyright: Trenz Electronic GmbH	Page 10 of 21
Filename: B14.SchDoc		



Title: TEF0007		
A4	Number: TEF0007 default	Rev. 02A
Date: 04.05.2022	Copyright: Trenz Electronic GmbH	Page 11 of 21
Filename: B15.SchDoc		



		Title: TEF0007	
		A4	Number: TEF0007 default
Date: 04.05.2022	Copyright: Trenz Electronic GmbH	Page 14 of 21	
Filename: B34.SchDoc			

1

2

3

4

A

A

B


B

C

C

D

D



Title: TEF007		
A4	Number: TEF007 default	Rev. 02A
Date: 04.05.2022	Copyright: Trenz Electronic GmbH	Page 15 of 21
Filename: FPGA-MGT.SchDoc		

1

2

3

4

1

2

3

4

A

A

B




B

C

C

D

D




Title: TEF0007		
A4	Number: TEF0007 default	Rev. 02A
Date: 04.05.2022	Copyright: Trenz Electronic GmbH	Page 16 of 21
Filename: MGT_CAPS.SchDoc		

1




2


3

4



Title: TEF0007		
A4	Number: TEF0007 default	Rev. 02A
Date: 04.05.2022	Copyright: Trenz Electronic GmbH	Page 17 of 21
Filename: FPGA-PWR.SchDoc		



			Title: TEF0007	
			A4	Number: TEF0007 default
Date: 04.05.2022		Copyright: Trenz Electronic GmbH		Page 18 of 21
Filename: PWR.SchDoc				

A

A

B







B

C


C

D

D



Title: TEF0007		
A4	Number: TEF0007 default	Rev. 02A
Date: 04.05.2022	Copyright: Trenz Electronic GmbH	Page19 of 21
Filename: PWR1.SchDoc		



Title: TEF0007		
A4	Number: TEF0007 default	Rev. 02A
Date: 04.05.2022	Copyright: Trenz Electronic GmbH	Page20 of 21
Filename: CLOCKS OVERVIEW.SchDoc		