



FMC	FMC.SchDoc
FMC_TOP	FMC_TOP.SchDoc
FRONT	FRONT.SchDoc
GMSL_A	GMSL_A.SchDoc
GMSL_B	GMSL_B.SchDoc
GMSL_C	GMSL_C.SchDoc
GMSL_D	GMSL_D.SchDoc
B13	B13.SchDoc
B16	B16.SchDoc
B34	B34.SchDoc
FPGA_MISC	FPGA_MISC.SchDoc
FPGA_MGT	FPGA_MGT.SchDoc
FPGA-PWR	FPGA-PWR.SchDoc
PWR	PWR.SchDoc
Clock	Clock.SchDoc



Serial  
Serialnumber 6,3 x 6,3mm

LOGO1  
TE Logo PRINT Layer  
LOGO PRINT



Assembly variant	A
Created by	VT
Modified by	VT
Modified at	2020-08-20
SVN Revision	

Title: TEF0010		
A4	Number: TEF0010 A	Rev. 01
Date: 2019-09-02	Copyright: Trenz Electronic GmbH / TT	Page 1 of 16
Filename: TEF0010.SchDoc		



MGT TX0 P		MGT RX0 P	
MGT TX0 P	C6	DP0_M2C_P	DP0_C2M_P
MGT TX0 N	C7	DP0_M2C_N	DP0_C2M_N
MGT TX1 P	A2	DP1_M2C_P	DP1_C2M_P
MGT TX1 N	A3	DP1_M2C_N	DP1_C2M_N
MGT TX2 P	A6	DP2_M2C_P	DP2_C2M_P
MGT TX2 N	A7	DP2_M2C_N	DP2_C2M_N
MGT TX3 P	A10	DP3_M2C_P	DP3_C2M_P
MGT TX3 N	A11	DP3_M2C_N	DP3_C2M_N
MGT TX4 P	A14	DP4_M2C_P	DP4_C2M_P
MGT TX4 N	A15	DP4_M2C_N	DP4_C2M_N
MGT TX5 P	A18	DP5_M2C_P	DP5_C2M_P
MGT TX5 N	A19	DP5_M2C_N	DP5_C2M_N
MGT TX6 P	B16	DP6_M2C_P	DP6_C2M_P
MGT TX6 N	B17	DP6_M2C_N	DP6_C2M_N
MGT TX7 P	B12	DP7_M2C_P	DP7_C2M_P
MGT TX7 N	B13	DP7_M2C_N	DP7_C2M_N
MGT TX8 P	B8	DP8_M2C_P	DP8_C2M_P
MGT TX8 N	B9	DP8_M2C_N	DP8_C2M_N
MGT TX9 P	B4	DP9_M2C_P	DP9_C2M_P
MGT TX9 N	B5	DP9_M2C_N	DP9_C2M_N

ASP-134488-01, MC-HPC-10

A LA00 CC P		A LA01 CC P		A LA02 P		A LA03 P		A LA04 P		A LA05 P		A LA06 P		A LA07 P		A LA08 P		A LA09 P		A LA10 P		A LA11 P		A LA12 P		A LA13 P		A LA14 P		A LA15 P		A LA16 P		A LA17 CC N		A LA18 CC N																													
A LA00 CC P	G6	LA00_P_CC	LA19_P	H22	A LA19 P	H23	A LA19 N	H24	A LA20 P	H25	A LA20 N	H26	A LA21 P	H27	A LA21 N	H28	A LA22 P	H29	A LA22 N	H30	A LA23 P	H31	A LA23 N	H32	A LA24 P	H33	A LA24 N	H34	A LA25 P	H35	A LA25 N	H36	A LA26 P	H37	A LA26 N	H38	A LA27 P	H39	A LA27 N	H40	A LA28 P	H41	A LA28 N	H42	A LA29 P	H43	A LA29 N	H44	A LA30 P	H45	A LA30 N	H46	A LA31 P	H47	A LA31 N	H48	A LA32 P	H49	A LA32 N	H50	A LA33 P	H51	A LA33 N	H52	A LA33 N






ASP-134488-01, MC-HPC-10

HA00 P		HA01 P		HA02 P		HA03 P		HA04 P		HA05 P		HA06 P		HA07 P		HA08 P		HA09 P		HA10 P		HA11 P		HA12 P																							
HA00 P	F4	HA00_P_CC	HA13_P	E12	HA13 P	E13	HA13 N	E14	HA14 P	E15	HA14 N	E16	HA15 P	E17	HA15 N	E18	HA16 P	E19	HA16 N	E20	HA17 P	E21	HA17 N	E22	HA18 P	E23	HA18 N	E24	HA19 P	E25	HA19 N	E26	HA20 P	E27	HA20 N	E28	HA21 P	E29	HA21 N	E30	HA22 P	E31	HA22 N	E32	HA23 P	E33	HA23 N


ASP-134488-01, MC-HPC-10

HB00 P		HB01 P		HB02 P		HB03 P		HB04 P		HB05 P		HB06 P		HB07 P		HB08 P		HB09 P		HB10 P		HB11 P		HB12 P																							
HB00 P	K25	HB00_P_CC	HB13_P	E30	HB13 P	E31	HB13 N	E32	HB14 P	E33	HB14 N	E34	HB15 P	E35	HB15 N	E36	HB16 P	E37	HB16 N	E38	HB17 P	E39	HB17 N	E40	HB18 P	E41	HB18 N	E42	HB19 P	E43	HB19 N	E44	HB20 P	E45	HB20 N	E46	HB21 P	E47	HB21 N	E48	HB22 P	E49	HB22 N	E50	HB23 P	E51	HB23 N

ASP-134488-01, MC-HPC-10



	Title: TEF0010	
	A4	Rev. 01
Datum: 2019-09-02		Rev. 01
Zeichner: Trenz Electronic GmbH / TT		Blatt 2 von 16
Dateiname: FMC.SchDoc		



1


2

3

4


A

A




B

B




C

C



D

D




Title: TEF0010		
A4	Number: TEF0010 A	Rev. 01
Date: 2019-09-02	Copyright: Trenz Electronic GmbH / TT	Page4 of 16
Filename: FRONT.SchDoc		

1


2

3


4




Title: TEF0010		
A4	Number: TEF0010 A	Rev. 01
Date: 2019-09-02	Copyright: Trenz Electronic GmbH / TT	Page5 of 16
Filename: GMSL_A.SchDoc		




PCB Patch for Variant 01A:






Title: TEF0010		
A4	Number: TEF0010 A	Rev. 01
Date: 2019-09-02	Copyright: Trenz Electronic GmbH / TT	Page6 of 16
Filename: GMSL_B.SchDoc		



PCB Patch for Variant 01A:



Title: TEF0010		
A4	Number: TEF0010 A	Rev. 01
Date: 2019-09-02	Copyright: Trenz Electronic GmbH / TT	Page 7 of 16
Filename: GMSL_C.SchDoc		



		Title: TEF0010	
		A4	Number: TEF0010 A
Date: 2019-09-02		Copyright: Trenz Electronic GmbH / TT	
Filename: GMSL_D.SchDoc		Page 8 of 16	
		Rev. 01	



A

A

B


B

C

C

D

D




UIB

BANK 14	
V18	VCCO_14
F18	VCCO_14
F15	VCCO_14
T22	VCCO_14
U19	VCCO_14
V20	VCCO_14
P20	IO_0_14
N15	IO_25_14
P22	IO_L1P_T0_D00_MOSI_14
R22	IO_L1N_T0_D01_DIN_14
P21	IO_L2P_T0_D02_14
R21	IO_L2N_T0_D03_14
U21	IO_L3P_T0_DQS_PUDC_B_14
V21	IO_L3N_T0_DQS_EMCCLK_14
T21	IO_L4P_T0_D04_14
U21	IO_L4N_T0_D05_14
P19	IO_L5P_T0_D06_14
R19	IO_L5N_T0_D07_14
T19	IO_L6P_T0_FCS_B_14
T20	IO_L6N_T0_D08_VREF_14
W21	IO_L7P_T1_D09_14
W22	IO_L7N_T1_D10_14
AA20	IO_L8P_T1_D11_14
AA21	IO_L8N_T1_D12_14
Y21	IO_L9P_T1_DQS_14
Y22	IO_L9N_T1_DQS_D13_14
V18	IO_L10P_T1_D14_14
F18	IO_L10N_T1_D15_14
F15	IO_L11P_T1_SRCC_14
T22	IO_L11N_T1_SRCC_14
U19	IO_L12P_T1_MRCC_14
V20	IO_L12N_T1_MRCC_14
P20	IO_L13P_T2_MRCC_14
N15	IO_L13N_T2_MRCC_14
P22	IO_L14P_T2_SRCC_14
R22	IO_L14N_T2_SRCC_14
P21	IO_L15P_T2_DQS_RDWR_B_14
R21	IO_L15N_T2_DQS_DOUT_CSO_B_14
U21	IO_L16P_T2_CSI_B_14
V21	IO_L16N_T2_A15_D31_14
T21	IO_L17P_T2_A14_D30_14
U21	IO_L17N_T2_A13_D29_14
T21	IO_L18P_T2_A12_D28_14
U21	IO_L18N_T2_A11_D27_14
P14	IO_L19P_T3_A10_D26_14
R14	IO_L19N_T3_A09_D25_VREF_14
R18	IO_L20P_T3_A08_D24_14
T18	IO_L20N_T3_A07_D23_14
N17	IO_L21P_T3_DQS_14
P17	IO_L21N_T3_DQS_A06_D22_14
P15	IO_L22P_T3_A05_D21_14
R16	IO_L22N_T3_A04_D20_14
N13	IO_L23P_T3_A03_D19_14
N14	IO_L23N_T3_A02_D18_14
P16	IO_L24P_T3_A01_D17_14
R17	IO_L24N_T3_A00_D16_14

AB21	GB_DIN12_GPIO4
AB22	GB_DIN14_HS
U20	GB_PCLK_P
V20	
W19	GB_DIN0
W20	GB_GPIO1_BWS
Y18	GB_DIN8
Y19	GB_DIN10_GPIO2
V18	GB_DIN1
V19	
AA19	GB_DIN9
AB20	GB_DIN11_GPIO3
V17	GB_DIN2
W17	GB_DIN3
AA18	GB_DIN7
AB18	GB_DIN6
U17	GB_POC_LOAD_EN
U18	GB_DIN4
P14	
R14	
R18	
T18	GB_DIN5
N17	
P17	
P15	GB_TX_SCL
R16	GB_PWR_DET
N13	
N14	
P16	
R17	

XC7A100T-1FGG484I



UIA

BANK 13	
V16	VCCO_13
V13	VCCO_13
V10	VCCO_13
AA17	VCCO_13
AB14	VCCO_13
Y17	IO_0_13
Y16	IO_L1P_T0_13
AA16	IO_L1N_T0_13
AB16	IO_L2P_T0_13
AB17	IO_L2N_T0_13
AA13	IO_L3P_T0_DQS_13
AB13	IO_L3N_T0_DQS_13
AA15	IO_L4P_T0_13
AB15	IO_L4N_T0_13
Y13	IO_L5P_T0_13
AA14	IO_L5N_T0_13
W14	IO_L6P_T0_13
Y14	IO_L6N_T0_VREF_13
V16	IO_L7P_T1_13
AB12	IO_L7N_T1_13
AA9	IO_L8P_T1_13
AB10	IO_L8N_T1_13
AA10	IO_L9P_T1_DQS_13
AA11	IO_L9N_T1_DQS_13
V10	IO_L10P_T1_13
W10	IO_L10N_T1_13
Y11	IO_L11P_T1_SRCC_13
Y12	IO_L11N_T1_SRCC_13
W11	IO_L12P_T1_MRCC_13
W12	IO_L12N_T1_MRCC_13
V13	IO_L13P_T2_MRCC_13
V14	IO_L13N_T2_MRCC_13
U15	IO_L14P_T2_SRCC_13
V15	IO_L14N_T2_SRCC_13
T14	IO_L15P_T2_DQS_13
T15	IO_L15N_T2_DQS_13
W15	IO_L16P_T2_13
W16	IO_L16N_T2_13
T16	IO_L17P_T2_13
U16	IO_L17N_T2_13

AB11	GC_DIN11_GPIO3
AB12	GC_DIN15_VS
AA9	GC_DIN8
AB10	GC_DIN9
AA10	GC_DIN7
AA11	GC_DIN12_GPIO4
V10	GC_DIN6
W10	GC_PWR_DET
Y11	GC_DIN10_GPIO2
Y12	GC_DIN5
W11	GC_PCLK_P
W12	GC_POC_LOAD_EN
V13	GC_DIN3
V14	CPLD_IO6
U15	CPLD_IO7
V15	GC_TX_SCL
T14	CPLD_IO8
T15	CPLD_IO9
W15	
W16	
T16	GC_DIN0
U16	GC_DIN2

XC7A100T-1FGG484I



Title: TEF0010		
A4	Number: TEF0010 A	Rev. 01
Date: 2019-09-02	Copyright: Trenz Electronic GmbH	Page9 of 16
Filename: B13.SchDoc		

A

A

B


B

C

C

D

D



UIC

BANK 15

G19	VCCO_15	IO_L10P_T1_AD11P_15	M21	GA_DIN3
G16	VCCO_15	IO_L10N_T1_AD11N_15	L21	GA_DIN14_HS
G13	VCCO_15	IO_L11P_T1_SRCC_15	J20	GA_PCLK_P
G20	VCCO_15	IO_L11N_T1_SRCC_15	J21	GA_GPIO1_BWS
G17	VCCO_15	IO_L12P_T1_MRCC_15	J19	GA_PWDNB
M21	VCCO_15	IO_L12N_T1_MRCC_15	K19	GA_DIN7
		IO_L13P_T2_MRCC_15	K18	GA_DIN7
		IO_L13N_T2_MRCC_15	K19	GA_DIN12_GPIO4
J16	IO_0_15	IO_L14P_T2_SRCC_15	L20	GA_DIN15_VS
		IO_L14N_T2_SRCC_15	N22	GA_POC_LOAD_EN
M17	IO_25_15	IO_L15P_T2_DQS_15	M22	GA_DIN2
		IO_L15N_T2_DQS_ADV_B_15	M18	GA_DIN4
		IO_L16P_T2_A28_15	L18	GA_RX_SDA
		IO_L16N_T2_A27_15	N18	GA_DIN4
CPLD_IO1	H13	IO_L17P_T2_A26_15	N19	GA_PWR_DET
CPLD_IO2	G13	IO_L17N_T2_A25_15	N20	GA_DIN1
CPLD_IO3	G15	IO_L18P_T2_A24_15	M20	GA_DIN5
CPLD_IO4	G16	IO_L18N_T2_A23_15	K13	GA_DIN11_GPIO3
CPLD_IO5	J14	IO_L19P_T3_A22_15	K14	GA_DIN11_GPIO3
		IO_L19N_T3_A21_VREF_15	M13	GA_DIN8
GA_CONF1	H14	IO_L20P_T3_A20_15	L13	GA_DIN8
GA_CONF0	G17	IO_L20N_T3_A19_15	K17	GA_DIN8
GA_DIN0	G18	IO_L21P_T3_DQS_15	J17	GA_DIN10_GPIO2
		IO_L21N_T3_DQS_A18_15	J14	GA_TX_SCL
		IO_L22P_T3_A17_15	L15	GA_DIN6
		IO_L22N_T3_A16_15	L16	GA_DIN9
		IO_L23P_T3_FOE_B_15	M15	PLL_SCL
		IO_L23N_T3_FWE_B_15	M16	PLL_SDA
		IO_L24P_T3_RS1_15		
		IO_L24N_T3_RS0_15		



XC7A100T-1FGG484I

UID

BANK 16

A17	VCCO_16	IO_L10P_T1_16	A13	A_LA22_N
B14	VCCO_16	IO_L10N_T1_16	A14	A_LA22_P
C21	VCCO_16	IO_L11P_T1_SRCC_16	B17	A_LA13_N
D18	VCCO_16	IO_L11N_T1_SRCC_16	B18	A_LA13_P
F15	VCCO_16	IO_L12P_T1_MRCC_16	D17	A_LA10_P
F22	VCCO_16	IO_L12N_T1_MRCC_16	C17	A_LA10_N
		IO_L13P_T2_MRCC_16	C18	A_LA12_N
		IO_L13N_T2_MRCC_16	C19	A_LA12_P
		IO_L14P_T2_SRCC_16	E19	A_LA06_P
		IO_L14N_T2_SRCC_16	D19	A_LA06_N
		IO_L15P_T2_DQS_16	F18	A_LA03_P
		IO_L15N_T2_DQS_16	E18	A_LA03_N
		IO_L16P_T2_16	B20	A_LA09_P
		IO_L16N_T2_16	A20	A_LA09_N
		IO_L17P_T2_16	A18	A_LA11_N
		IO_L17N_T2_16	A19	A_LA11_P
		IO_L18P_T2_16	F19	A_LA01_CC_P
		IO_L18N_T2_16	F20	A_LA01_CC_N
		IO_L19P_T3_16	D20	A_LA00_CC_P
		IO_L19N_T3_VREF_16	C20	A_LA00_CC_N
		IO_L20P_T3_16	C22	A_LA08_P
		IO_L20N_T3_16	B22	A_LA08_N
		IO_L21P_T3_DQS_16	B21	A_LA07_P
		IO_L21N_T3_DQS_16	A21	A_LA07_N
		IO_L22P_T3_16	E22	A_LA04_P
		IO_L22N_T3_16	D22	A_LA04_N
		IO_L23P_T3_16	E21	A_LA05_P
		IO_L23N_T3_16	G21	A_LA05_N
		IO_L24P_T3_16	G21	A_LA02_P
		IO_L24N_T3_16	G22	A_LA02_N

XC7A100T-1FGG484I



Title: TEF0010		
A4	Number: TEF0010 A	Rev. 01
Date: 2019-09-02	Copyright: Trenz Electronic GmbH	Page 10 of 16
Filename: B16.SchDoc		

A

A

B


B

C


C

D



D





XC7A100T-IFGG484I








XC7A100T-IFGG484I










Title: TEF0010			
A4	Number: TEF0010 A	Rev. 01	
Date: 2019-09-02	Copyright: Trenz Electronic GmbH		Page 11 of 16
Filename: B34.SchDoc			



Title: TEF0010		
A4	Number: TEF0010 A	Rev. 01
Date: 2019-09-02	Copyright: Trenz Electronic GmbH	Page 12 of 16
Filename: FPGA_MISC.SchDoc		



Title: TEF0010		
A4	Number: TEF0010 A	Rev. 01
Date: 2019-09-02	Copyright: Trenz Electronic GmbH / TT	Page 13 of 16
Filename: FPGA_MGT.SchDoc		



Title: TEF0010		
A4	Number: TEF0010 A	Rev. 01
Date: 2019-09-02	Copyright: Trenz Electronic GmbH	Page 14 of 16
Filename: FPGA-PWR.SchDoc		

A

B

C


D

A

B

C


D




PLL\_SCL TP1 Testpoint 0.9mm THT  
 PLL\_SDA TP2 Testpoint 0.9mm THT  
 GND TP3 Testpoint 0.9mm THT



Title: TEF0010		
A4	Number: TEF0010 A	Rev. 01
Date: 2019-09-02	Copyright: Trenz Electronic GmbH	Page 15 of 16
Filename: Clock.SchDoc		



			Title: TEF0010	
			A4	Number: TEF0010 A
Date: 2019-09-02		Copyright: Trenz Electronic GmbH		Page16 of 16
Filename: PWR.SchDoc				