

1

2

3

4

U_A-Headers
A-Headers.SchDoc



U_FPGA
FPGA.SchDoc



U_PowerSupply
PowerSupply.SchDoc




U_FTDI
FTDI.SchDoc




U_FPGA_MISC
FPGA_MISC.SchDoc




U_SENSOR_Flash_RAM
SENSOR_Flash_RAM.SchDoc




Mount.Hole 2mm (unplated)



Mount.Hole 2mm (unplated)



Mount.Hole 2mm (unplated)




Mount.Hole 2mm (unplated)




FIDU-DOT - mini



FIDU-DOT - mini




FIDU-DOT - mini



FIDU-DOT - mini



FIDU-DOT - mini



FIDU-DOT - mini

LOGO1



LOGO PRINT

Serial



Serialnumber 6,3 x 6.3mm



Title: MAX1000		
A4	Number: TEI0001 08-C8	Rev. 01
Date: 2017-02-17	Copyright: Trenz Electronic GmbH	
Filename: TEI0001.SchDoc		Page1 of 7

1

2

3

4

A

A

B





B

C





C

D

D



DUAL Function: JTAG or USER I/O if FT2232H not installed



Title: MAX1000 - Headers		
A4	Number: TEI0001 08-C8	Rev. 01
Date: 2017-02-17	Copyright: Trenz Electronic GmbH	Page2 of 7
Filename: A-Headers.SchDoc		

A

B

C

D

A

B

C


D

UIE

BANK 6

VCCIO6	CLK2p/DIFFIO_RX_R14p	G9	DQ6
VCCIO6	CLK2n/DIFFIO_RX_R14n	G10	DQ1
NC	CLK3p/DIFFIO_RX_R16p	F13	DQ8
NC	CLK3n/DIFFIO_RX_R16n	E13	DQ10
VREFB6N0	DIFFIO_RX_R18p	F12	DQM1
DPCLK3/DIFFIO_RX_R26p	DIFFIO_RX_R18n	E12	DQ9
DPCLK2/DIFFIO_RX_R26n	DIFFIO_RX_R26p	F9	DQ3
DIFFIO_RX_R27p	DIFFIO_RX_R26n	F10	DQ2
DIFFIO_RX_R27n	DIFFIO_RX_R27p	F8	DQ7
DIFFIO_RX_R28p	DIFFIO_RX_R27n	E9	DQM0
DIFFIO_RX_R28n	DIFFIO_RX_R28p	B12	DQ13
DIFFIO_RX_R29p	DIFFIO_RX_R28n	B11	
DIFFIO_RX_R29n	DIFFIO_RX_R29p	C12	DQ12
DIFFIO_RX_R30p	DIFFIO_RX_R29n	C11	
DIFFIO_RX_R30n	DIFFIO_RX_R30p	B13	DQ14
DIFFIO_RX_R31p	DIFFIO_RX_R30n	A12	DQ15
DIFFIO_RX_R31n	DIFFIO_RX_R31p	E10	DQ4
DIFFIO_RX_R33p	DIFFIO_RX_R31n	D9	DQ5
DIFFIO_RX_R33n	DIFFIO_RX_R33p	D12	DQ11
	DIFFIO_RX_R33n	D11	DQ0

10M08SAU169C8G





UIC

BANK 3

VCCIO3	DIFFIO_TX_RX_B1p	L4	SEN_INT2
VCCIO3	DIFFIO_TX_RX_B1n	L5	SEN_CS
VCCIO3	DIFFIO_RX_B2p	M5	A1
NC	DIFFIO_RX_B2n	M4	CS
VREFB3N0	DIFFIO_TX_RX_B3p	J5	SEN_INT1
DIFFIO_RX_B4p	DIFFIO_TX_RX_B3n	K5	SEN_SDO
DIFFIO_RX_B4n	DIFFIO_RX_B4p	N5	A2
DIFFIO_TX_RX_B5p	DIFFIO_RX_B4n	N4	A10
DIFFIO_TX_RX_B5n	DIFFIO_TX_RX_B5p	M7	RAS
DIFFIO_RX_B6p	DIFFIO_TX_RX_B5n	N6	BA0
DIFFIO_RX_B6n	DIFFIO_RX_B6p	N8	A9
DIFFIO_TX_RX_B7p	DIFFIO_RX_B6n	N7	CAS
DIFFIO_TX_RX_B7n	DIFFIO_TX_RX_B7p	K6	A0
DIFFIO_RX_B8p	DIFFIO_TX_RX_B7n	J6	SEN_SPC
DIFFIO_RX_B8n	DIFFIO_RX_B8p	M9	CLK
DIFFIO_TX_RX_B9p	DIFFIO_RX_B8n	M8	CKE
DIFFIO_TX_RX_B9n	DIFFIO_TX_RX_B9p	K7	WE
DIFFIO_RX_B10p	DIFFIO_TX_RX_B9n	J7	SEN_SDI
DIFFIO_RX_B10n	DIFFIO_TX_RX_B10p	M12	A13
DIFFIO_RX_B11p	DIFFIO_TX_RX_B10n	M13	A8
DIFFIO_RX_B11n	DIFFIO_RX_B11p	N9	A6
DIFFIO_TX_RX_B12p	DIFFIO_RX_B11n	N10	A4
DIFFIO_TX_RX_B12n	DIFFIO_TX_RX_B12p	L11	A12
DIFFIO_TX_RX_B14p	DIFFIO_TX_RX_B12n	M11	A5
DIFFIO_TX_RX_B14n	DIFFIO_TX_RX_B14p	K8	BA1
DIFFIO_TX_RX_B16p	DIFFIO_TX_RX_B14n	L8	A3
DIFFIO_TX_RX_B16n	DIFFIO_TX_RX_B16p	L10	A7
		M10	A11

10M08SAU169C8G




UIB

BANK 2

VCCIO2	CLK0p/DIFFIO_RX_L18p	H6	CLK12M
VCCIO2	CLK0n/DIFFIO_RX_L18n	G5	
NC	DIFFIO_RX_L19p	F2	D3
NC	DIFFIO_RX_L19n	F1	D2
VREFB2N0	CLK1p/DIFFIO_RX_L20p	H4	CLK_X
VREFB2N0	CLK1n/DIFFIO_RX_L20n	H5	
DIFFIO_RX_L21p	DIFFIO_RX_L21p	M2	PIO_03
DIFFIO_RX_L21n	DIFFIO_RX_L21n	M1	PIO_04
DPCLK1/DIFFIO_RX_L22p	DIFFIO_RX_L21n	N3	PIO_05
DPCLK0/DIFFIO_RX_L22n	DIFFIO_RX_L22p	N2	PIO_06
PLL_L_CLKOUTp/DIFFIO_RX_L27p	DIFFIO_RX_L22n	L3	PIO_02
PLL_L_CLKOUTn/DIFFIO_RX_L27n	DIFFIO_RX_L27p	M3	PIO_01
DIFFIO_RX_L28p	DIFFIO_RX_L27n	K2	PIO_07
DIFFIO_RX_L28n	DIFFIO_RX_L28p	K1	PIO_08

10M08SAU169C8G





UIF

BANK 8

VCCIO8	DIFFIO_RX_T14p	C10	LED7
VCCIO8	DIFFIO_RX_T14n	C9	LED6
VCCIO8	DIFFIO_RX_T15p	A8	LED1
NC	DIFFIO_RX_T15n	A9	LED2
VREFB8N0	DIFFIO_RX_T16p	B10	LED5
DEV_CLRn/DIFFIO_RX_T16n	DIFFIO_RX_T16p	B9	
VREFB8N0	DIFFIO_RX_T17p	A10	LED4
DIFFIO_RX_T17n	DIFFIO_RX_T17p	A11	LED3
DEV_OEn/DIFFIO_RX_T18p	DIFFIO_RX_T17n	D8	LED8
DIFFIO_RX_T18n	DIFFIO_RX_T18p	E8	
CONFIG_SEL	DIFFIO_RX_T19p	A7	BDBUS5
nCONFIG	DIFFIO_RX_T19n	A6	BDBUS3
	DIFFIO_RX_T20p	B6	BDBUS4
	DIFFIO_RX_T20n	B5	BDBUS2
	DIFFIO_RX_T21p	A4	BDBUS0
	DIFFIO_RX_T21n	A3	F_CLK
	DIFFIO_RX_T22p	E6	
CRC_ERROR/DIFFIO_RX_T22n	DIFFIO_RX_T22p	D6	
DIFFIO_RX_T23p	DIFFIO_RX_T22n	B3	F_CS
DIFFIO_RX_T23n	DIFFIO_RX_T23p	B4	BDBUS1
nSTATUS/DIFFIO_RX_T24p	DIFFIO_RX_T23n	C4	
CONF_DONE/DIFFIO_RX_T24n	DIFFIO_RX_T24p	C5	CONF_DONE
DIFFIO_RX_T26p	DIFFIO_RX_T24n	A2	F_DI
DIFFIO_RX_T26n	DIFFIO_RX_T26p	B2	F_DO

10M08SAU169C8G




UID


BANK 5

VCCIO5	DIFFIO_RX_R1p	K10	D9
VCCIO5	DIFFIO_RX_R1n	J10	D12
NC	DIFFIO_RX_R2p	K11	D10
NC	DIFFIO_RX_R2n	L12	D6
VREFB5N0	DIFFIO_RX_R7p	K12	D11
VREFB5N0	DIFFIO_RX_R7n	L12	D7
DIFFIO_RX_R8p	DIFFIO_RX_R7n	J9	
DIFFIO_RX_R8n	DIFFIO_RX_R8p	H10	D13
DIFFIO_RX_R9p	DIFFIO_RX_R8n	J13	D8
DIFFIO_RX_R9n	DIFFIO_RX_R9p	H13	D11_R
DIFFIO_RX_R10p	DIFFIO_RX_R9n	H9	
DIFFIO_RX_R10n	DIFFIO_RX_R10p	H8	
DIFFIO_RX_R11p	DIFFIO_RX_R10n	G13	D12_R
DIFFIO_RX_R11n	DIFFIO_RX_R11p	G12	D14


10M08SAU169C8G







Title: MAX1000 - FPGA		
A4	Number: TEI0001 08-C8	Rev. 01
Date: 2017-02-17	Copyright: Trenz Electronic GmbH	Page3 of 7
Filename: FPGA.SchDoc		




Title: MAX1000 - FPGA_MISC		
A4	Number: TEI0001 08-C8	Rev. 01
Date: 2017-02-17	Copyright: Trenz Electronic GmbH	Page 4 of 7
Filename: FPGA_MISC.SchDoc		



Title: MAX1000 - FTDI		
A4	Number: TEI0001 08-C8	Rev. 01
Date: 2017-02-17	Copyright: Trenz Electronic GmbH	
Filename: FTDI.SchDoc		Page 5 of 7



Title: MAX1000 - Sensor_Flash_SDRAM		
A4	Number: TEI0001 08-C8	Rev. 01
Date: 2017-02-17	Copyright: Trenz Electronic GmbH	Page6 of 7
Filename: SENSOR_Flash_RAM.SchDoc		



Title: MAX1000 - Power Supply		
A4	Number: TEI0001 08-C8	Rev. 01
Date: 2017-02-17	Copyright: Trenz Electronic GmbH	Page 7 of 7
Filename: PowerSupply.SchDoc		