

1

2

3

4


U_A-Headers
A-Headers.SchDoc



U_FPGA
FPGA.SchDoc



U_PowerSupply
PowerSupply.SchDoc




U_FTDI
FTDI.SchDoc




U_FPGA_MISC
FPGA_MISC.SchDoc




U_SENSOR_Flash_RAM
SENSOR_Flash_RAM.SchDoc




Mount.Hole 2mm (unplated)



Mount.Hole 2mm (unplated)



Mount.Hole 2mm (unplated)



Mount.Hole 2mm (unplated)

LOGO1




LOGO PRINT

Serial



Serialnumber 6,3 x 6.3mm

PM1




FIDU-DOT - mini

PM2




FIDU-DOT - mini

PM3




FIDU-DOT - mini

PM4




FIDU-DOT - mini

PM5



FIDU-DOT - mini

PM6



FIDU-DOT - mini

Assembly variant	FBC84A
Created by	VT
Modified by	VT
Modified at	2022-04-28
SVN Revision	13314



Title: MAX1000		
A4	Number: TEI0001 FBC84A	Rev. 03
Date: 2017-09-07	Copyright: Trenz Electronic GmbH	Page1 of 8
Filename: TEI0001.SchDoc		

1

2

3

4

A

A

B

B

C

C

D











D

1

2

3

4



DUAL Function: JTAG or USER I/O if FT2232H not installed




Title: MAX1000 - Headers		
A4	Number: TEI0001 FBC84A	Rev. 03
Date: 2017-09-07	Copyright: Trenz Electronic GmbH	Page2 of 8
Filename: A-Headers.SchDoc		

1

2

3

4



A

B

C

D

A

B

C

D



Title: MAX1000 - FPGA		
A4	Number: TEI0001 FBC84A	Rev. 03
Date: 2017-09-07	Copyright: Trenz Electronic GmbH	Page 3 of 8
Filename: FPGA.SchDoc		

1

2

3

4

UIE **RIGTH**

BANK 6

- VCCIO6 IO_6/CLK2p/DIFFIO_RX_R18p
- VCCIO6 IO_6/CLK2n/DIFFIO_RX_R18n
- IO_6/CLK3p/DIFFIO_RX_R20p
- IO_6/CLK3n/DIFFIO_RX_R20n
- IO_6/DIFFIO_RX_R22p
- IO_6/DIFFIO_RX_R22n
- IO_6/DPCLK3/DIFFIO_RX_R30p
- IO_6/DPCLK2/DIFFIO_RX_R30n
- IO_6/DIFFIO_RX_R31p
- IO_6/DIFFIO_RX_R31n
- IO_6/DIFFIO_RX_R32p
- IO_6/DIFFIO_RX_R32n
- IO_6/DIFFIO_RX_R33p
- IO_6/DIFFIO_RX_R33n
- IO_6/DIFFIO_RX_R34p
- IO_6/DIFFIO_RX_R34n
- IO_6/DIFFIO_RX_R35p
- IO_6/DIFFIO_RX_R35n
- IO_6/DIFFIO_RX_R37p
- IO_6/DIFFIO_RX_R37n
- IO_6

10M16SAU169C8G

UIC **BOTTOM**

BANK 3

- VCCIO3 IO_3/DIFFIO_TX_RX_B1p
- VCCIO3 IO_3/DIFFIO_TX_RX_B1n
- IO_3/DIFFIO_RX_B2p
- IO_3/DIFFIO_RX_B2n
- IO_3/DIFFIO_TX_RX_B3p
- IO_3/DIFFIO_TX_RX_B3n
- IO_3/DIFFIO_RX_B4p
- IO_3/DIFFIO_RX_B4n
- IO_3/DIFFIO_TX_RX_B5p
- IO_3/DIFFIO_TX_RX_B5n
- IO_3/DIFFIO_RX_B6p
- IO_3/DIFFIO_RX_B6n
- IO_3/DIFFIO_TX_RX_B13p
- IO_3/DIFFIO_TX_RX_B13n
- IO_3/DIFFIO_RX_B14p
- IO_3/DIFFIO_RX_B14n
- IO_3/DIFFIO_TX_RX_B15p
- IO_3/DIFFIO_TX_RX_B15n
- IO_3/DIFFIO_TX_RX_B16p
- IO_3/DIFFIO_TX_RX_B16n
- IO_3/DIFFIO_TX_RX_B17p
- IO_3/DIFFIO_TX_RX_B17n
- IO_3/DIFFIO_TX_RX_B18p
- IO_3/DIFFIO_TX_RX_B18n
- IO_3/DIFFIO_TX_RX_B20p
- IO_3/DIFFIO_TX_RX_B20n
- IO_3/DIFFIO_TX_RX_B22p
- IO_3/DIFFIO_TX_RX_B22n
- IO_3

10M16SAU169C8G

UIB **LEFT**

BANK 2

- VCCIO2 IO_2/CLK0p/DIFFIO_RX_L20p
- VCCIO2 IO_2/CLK0n/DIFFIO_RX_L20n
- IO_2/DIFFIO_RX_L21p
- IO_2/DIFFIO_RX_L21n
- IO_2/CLK1p/DIFFIO_RX_L22p
- IO_2/CLK1n/DIFFIO_RX_L22n
- IO_2/DIFFIO_RX_L23p
- IO_2/DIFFIO_RX_L23n
- IO_2/DPCLK1/DIFFIO_RX_L24p
- IO_2/DPCLK0/DIFFIO_RX_L24n
- IO_2/PLL_L_CLKOUTp/DIFFIO_RX_L31p
- IO_2/PLL_L_CLKOUTn/DIFFIO_RX_L31n
- IO_2/DIFFIO_RX_L32p
- IO_2/DIFFIO_RX_L32n
- IO_2


10M16SAU169C8G

UID **RIGTH**

BANK 5

- VCCIO5 IO_5/RUP/DIFFIO_RX_R1p
- VCCIO5 IO_5/RDN/DIFFIO_RX_R1n
- IO_5/DIFFIO_RX_R2p
- IO_5/DIFFIO_RX_R2n
- IO_5/DIFFIO_RX_R11p
- IO_5/DIFFIO_RX_R11n
- IO_5/DIFFIO_RX_R12p
- IO_5/DIFFIO_RX_R12n
- IO_5/DIFFIO_RX_R13p
- IO_5/DIFFIO_RX_R13n
- IO_5/DIFFIO_RX_R14p
- IO_5/DIFFIO_RX_R14n
- IO_5/DIFFIO_RX_R15p
- IO_5/DIFFIO_RX_R15n
- IO_5

10M16SAU169C8G



D11_R

CLK12M

CLK_X

CLK_X

CLK_X

CLK_X

CLK_X

CLK_X

CLK_X

CLK_X

CLK_X

CLK_X

CLK_X

CLK_X

CLK_X

CLK_X

CLK_X

CLK_X

CLK_X

CLK_X

CLK_X

CLK_X

CLK_X

CLK_X

CLK_X


CLK_X

CLK_X



CLK_X


CLK_X






CLK_X




Title: MAX1000 - FPGA_MISC		
A4	Number: TEI0001 FBC84A	Rev. 03
Date: 2017-09-07	Copyright: Trenz Electronic GmbH	Page 4 of 8
Filename: FPGA_MISC.SchDoc		



			Title: MAX1000 - FTDI	
			A4	Number: TEI0001 FBC84A
Date: 2017-09-07		Copyright: Trenz Electronic GmbH		Page 5 of 8
Filename: FTDI.SchDoc				



Title: MAX1000 - Sensor_Flash_SDRAM		
A4	Number: TEI0001 FBC84A	Rev. 03
Date: 2017-09-07	Copyright: Trenz Electronic GmbH	Page6 of 8
Filename: SENSOR_Flash_RAM.SchDoc		



Title: MAX1000 - Power Supply		
A4	Number: TEI0001 FBC84A	Rev. 03
Date: 2017-09-07	Copyright: Trenz Electronic GmbH	Page 7 of 8
Filename: PowerSupply.SchDoc		

CHANGES REV01 to REV02

- 1) Added resistors R35, R37
- 2) Changed SPI-flash on W74M64FVSSIQ (populated in REV02)
- 3) Moved nets D0,D1,D4,D5 from bank 1B to banks 5 and 2
- 4) Optimized connections into banks 1A, 1B, 2, 5,6
- 5) Changed pin-out on a connector J4
- 6) Added a pin-header J3
- 7) Changed a LEDs

CHANGES REV02a (29.08.2017)

- 1) Updated schematic symbol of U1

CHANGES REV03

- 1) Buttons S1 and S2 replaced from KMS221GLFS to KMS221GPLFS

A

A

B


B

C

C

D

D

	Title: MAX1000		
	A4	Number: TEI0001 FBC84A	Rev. 03
	Date: 2017-09-07	Copyright: Trenz Electronic GmbH	Page 8 of 8
	Filename: Revision_Changes.SchDoc		