

## **SmartFusion 2/IGLOO 2 Fabric Lab Guide**

---

© 2022 Microchip Corporation. All rights reserved.

Printed in the United States of America

Release: April 2022

Microchip makes no warranties with respect to this documentation and disclaims any implied warranties of merchantability or fitness for a particular purpose. Information in this document is subject to change without notice. Microchip assumes no responsibility for any errors that may appear in this document.

#### Trademarks

Microchip, PolarFire®SoC, PolarFire®, SmartFusion®2, IGLOO®2, RTG4™ and the associated logos are trademarks or registered trademarks of Microchip Corporation. All other trademarks and service marks are the property of their respective owners.

## Table of Contents

<i>SmartFusion®2/IGLOO®2 Fabric Lab Guide</i> .....	1
<b>Table of Contents</b> .....	3
<b>Introduction</b> .....	4
Components Used in the Design .....	4
Tutorial Requirements.....	5
Extracting the source files.....	5
<b>Step 1 – Creating the Design</b> .....	5
Launching Libero®SoC and creating a project .....	5
Implementing the design with SmartDesign.....	11
<b>Step 2 - Simulating the design</b> .....	20
<b>Step 3 – Editing the I/O Physical Constraint file</b> .....	25
<b>Step 4 - Generating Timing Constraints</b> .....	27
<b>Step 5 – Synthesis and Layout</b> .....	28
<b>Step 6 – Programming</b> .....	32
Running the Application .....	34
<b>Step 7 - Debugging with SmartDebug</b> .....	34
SmartDebug Live Probes.....	35
SmartDebug Active Probes .....	37
<b>Record answers to questions below</b> .....	39
<b>Answers to Questions (results can slightly vary on your system)</b> .....	40
<b>List of Figures</b> .....	41

## Introduction

This tutorial demonstrates how to implement a basic SmartFusion®2 / IGLOO®2 FPGA fabric design using SmartDesign.

The design drives several LEDs on the SmartFusion®2 or IGLOO®2 target board. A counter output is used to drive the LEDs. The SmartDebug Live Probes are used to drive another LED on the target board.

After completing this tutorial, you will be familiar with the following:

- Creating a Libero®SoC project
- Implementing a SmartFusion®2 / IGLOO®2 fabric design with SmartDesign
- Simulating the design
- Importing a PDC file, running layout and programming the SmartFusion®2 / IGLOO®2 silicon
- Using the SmartDebug Live Probes

## Components Used in the Design

This tutorial uses the SmartFusion®2 / IGLOO®2 FPGA fabric, the on-chip 25/50 MHz RC oscillator and the Fabric CCC and Live Probe A.

## Tutorial Requirements

### Software Requirements

This tutorial requires the following software installed on your computer:

- Microsemi Libero®SoC v2021.3 or later

### Hardware Requirements

This tutorial can be used with the following SmartFusion®2 board:

- SMF2000 SmartFusion®2 board

Note: The Free Libero®SoC Silver license can be used with this kit.

### Extracting the source files

Extract *SF2\_Fab\_Probe.zip* to extract the required lab files to the <C: or D:>\Microsemiprj folder on the HDD of your PC. Confirm that a folder named *SF2\_Fab\_Probe* containing a sub-folder named *Source\_files* was extracted.

## Step 1 – Creating the Design

In this step you will create the fabric design using SmartDesign. Some source files have been provided in the *Source\_files* folder.

### Launching Libero®SoC and creating a project

1. Click **Start > Programs > Microsemi > Libero SoC v2021.3** or click the shortcut on your desktop. The Libero®SoC Project Manager will open.




Figure 1 - Libero®SoC Project Manager

2. Create a new project by selecting **New** on the Start Page tab (circled in the figure above), or by clicking **Project > New Project** from the Libero®SoC menu. The New Project wizard will open.




Figure 2 - Libero®SoC New Project dialog box

3. Enter the information shown below in the Project Details page of the New Project dialog box then click **Next**:

- Project Name: SmartFusion2\_Fabric
- Project Location: <C: or D:>\Microsemiprj\SF2\_Fab\_Probe (depending on where you extracted the source files)
- Preferred HDL type: Verilog or VHDL, select **VHDL** for this lab example
- Enable Block Creation: **un-checked**




Figure 3 - Project Details

4. Enter the following in the Device Selection page of the New Project dialog box, select M2S010-VF400 device then click **Next**:

- Family: SmartFusion2
- Die: M2S010
- Package: 400 VF
- Speed: STD
- Core Voltage(V): 1.2
- Range: COM




Figure 4 - Device selection (settings for SMF2000 board shown)

5. Enter the following in the Device Settings page of the New Project dialog box then click **Next**:

- Default I/O Technology: **LVC MOS 3.3V**
- Reserve Pins for Probes: checked (default)
- Power Supplies
  - PLL Supply Voltage (V): **3.3V**
  - VDD Supply Ramp Time: 100ms (default)
  - System Controller Suspend Mode: un-checked

The PLL Supply voltage can be either 2.5V or 3.3V. The voltage setting in the New Project dialog box must match the PLL Analog Supply voltage on the board to ensure the PLL works correctly.




Figure 5 - Device Settings (settings for SMF2000 board shown)

6. Enter the following in the Design Template page of the New Project dialog box then click **Next**:

- Design Templates and Creators: **None** (this design does not use the SmartFusion2 MSS or IGLOO2 HPMS)
- Design Methodology:
  - Use Standalone Initialization for MDDR/FDDR/SERDES peripherals: un-checked
  - Instantiate SystemBuilder/MSS component in a SmartDesign on creation: checked




Figure 6 - Design Template settings (all kits)

7. The Add HDL Source Files page will be visible. A VHDL source file has been provided. Import the file into the project by clicking **Import File**.
8. Enter the following in the Import Files dialog box then click **Open**:
  - Location: <C or D:>\Microsemiprj\SF2\_Fab\_Probe\Source\_files
  - File name: count24.vhd
  - Files of type: HDL Source Files (\*.vhd \*.v \*.h)




Figure 7 - Imported HDL source files

9. Click **Next**. The Add Constraints page will be visible. An I/O constraint file has been provided. Import the file into the project by clicking **Import File**.
  
10. Enter the following in the Import Files dialog box then click **Open**:
  - Location: <C or D:>\Microsemiprj\SF2\_Fab\_Probe\Source\_files
  - File name: Fabric\_Top.pdc
  - Files of type: I/O Constraint Files (\*.pdc)




Figure 8 - Imported I/O Constraint file

11. Click **Finish** in the New Project dialog box.
  
12. The HDL source file will be visible on the Design Hierarchy tab after clicking **Build Hierarchy**. Both the HDL source file and the I/O constraint file will also be visible on the Files tab.




Figure 9 - HDL source file and I/O constraint file in Libero®SoC

## Implementing the design with SmartDesign

1. Open the SmartDesign canvas by selecting **File > New > SmartDesign** from the menu or by double-clicking **Create SmartDesign** under Create Design on the Design Flow tab.




Figure 10 - Opening the SmartDesign canvas

2. Enter *Fabric\_Top* in the Create New SmartDesign dialog box then click **OK**. Save the component with **CTRL+SHIFT+S**.




Figure 11 - Entering SmartDesign name

3. Click **Build Hierarchy** on the Design Hierarchy tab.
4. Drag the count24 component from the Design Hierarchy tab to the SmartDesign canvas.




Figure 12 – Component pasting

This design uses a fabric CCC to generate the 1 MHz internal clock. The CCC reference clock is the 25/50 MHz RC oscillator. In the next steps you will configure the CCC to output a 1 MHz clock and configure the on-chip oscillator.

## 5. Expand **Clock & Management** in the IP catalog.

Note: If the IP Catalog is not visible, click on View > Windows > Catalog.




Figure 13 – Clock & Management category of the Libero®SoC IO Catalog

6. Drag an instance of the Clock Conditioning Circuitry (CCC) v2.0.201 component into the SmartDesign canvas.
7. Keep **FCCC\_C0** for the component name and click OK.

The components must be spelled exactly as directed. This nomenclature is necessary because the pre-written codes include variables that use the names of the components. Naming the components differently can cause errors.




Figure 14 - Component naming

8. FAB CCC Configurator will open, otherwise double-click the FCCC\_C0 component in the SmartDesign canvas to open the FAB CCC Configurator.

9. Select the Basic tab in the FAB CCC configurator. Enter the following:

- Reference clock: Select Oscillators > 25/50 MHz Oscillator from the pull-down menu
- GL0: checked;
- Exact Value: checked
- Frequency: **1 MHz**




Figure 15 - Configuring the fabric CCC

10. Click **OK** to close the FAB CCC Configurator.

11. Drag an instance of the Chip Oscillators v2.0.101 component from the IP catalog into the SmartDesign canvas.

12. Keep **OSC\_C0** for the component name and click **OK**.




Figure 15 - Component naming

13. Chip Oscillators Configurator will open, otherwise double-click the OSC\_C0 component in the SmartDesign canvas to open the Chip Oscillators configurator.

14. Configure the 50 MHz RC oscillator to drive the fabric CCC as follows:

- Enable the On-chip 25/50 MHz RC Oscillator
- Select Drives Fabric CCC(s)




Figure 16 - Configuring the Chip Oscillators (SmartFusion®2 target)

15. Click **OK** to close the Chip Oscillators configurator.

16. Expand **Macro Library** in the Libero®SoC IP catalog.




Figure 17 – Macro Library category of the Libero®SoC IP Catalog

17. Drag an instance of AND2 and SYSRESET into the SmartDesign Canvas.

Tip: to make it easier to find the macros listed above, type a few letters of the macro name in the IP Catalog search field.




Figure 18 - IP Catalog Search field

18. Drag an instance of LIVE\_PROBE\_FB into the SmartDesign Canvas. The LIVE\_PROBE\_FB macro allows the SmartDebug Live Probes to be re-directed into the FPGA fabric. One of the outputs will be connected to an LED on the target board.

19. After adding the components, the SmartDesign will resemble the figure below. If needed, drag the components to improve the appearance of the canvas.

Tip: expand the canvas area by selecting **View > Maximize Work Area** or click the icon on the tool bar (  ).




Figure 19 - SmartDesign canvas after adding components

## Making connections in the canvas

Next connect the components in the SmartDesign canvas to complete the design. SmartDesign in Libero®SoC has a connection mode that supports click, drag and release to make connections.



20. Select **SmartDesign > Connection Mode** from the Libero®SoC menu or click the Connection Mode icon ( ).
21. Connect the RCOSC\_25\_50MHZ\_CCC\_OUT port of OSC\_C0\_0 component to the RCOSC\_25\_50MHZ\_CCC\_IN port of the FCCC\_C0\_0 component as follows:
  - Click and hold mouse button on the RCOSC\_25\_50MHZ\_CCC\_OUT port of the OSC\_0 component.
  - Drag mouse to the RCOSC\_25\_50MHZ\_CCC\_IN port of FCCC\_0 component.
  - Release mouse button on the RCOSC\_25\_50MHZ\_CCC\_IN port to make the connection.
22. Repeat the previous steps to make the connections shown it the table below.

From	To
FCCC_C0_0:GLO	count24_0:CLK
FCCC_C0_0:LOCK	AND2_0:A
SYSRESET_0:POWER_ON_RESET_N	AND2_0:B
AND2_0:Y	count24_0:RESETn

Table 2 – SmartDesign canvas connections




Figure 20 – Connection creating

23. Disable the SmartDesign connection mode by selecting **SmartDesign > Connection Mode** from the Libero®SoC menu.
24. Promote the UP\_DN port from count24\_0 to the Top Level by selecting the UP\_DN port and choosing **Promote to Top Level** from the popup menu (click right mouse button).
25. Rename UP\_DN port to USER\_BTN by choosing **Modify/Rename** from the popup menu (click right mouse button).

26. Expose bits 16 to 23 of count24\_0 by selecting port Q[23:0] of count24\_0 then right-clicking and selecting **Edit Slice**.




Figure 21 - Adding a slice to the Q[23:0] output

27. Click the + sign (circled in the figure below) in the Edit Slices – Q[23:0] dialog box.




Figure 22 - Edit Slices dialog box

28. Enter 23 for the Left and 16 for the Right index to expose count24\_0[23:16] and click **OK**.




Figure 23 - Adding a slice to the count24\_0 output

29. Mark the PROBE\_B port of the LIVE\_PROBE\_FB\_0 component unused by selecting the port then right-clicking and selecting **Mark Unused**.




Figure 24 - Marking the PROBE\_B port unused

30. Click on  icon on the toolbar or right-click anywhere in Design Canvas and select “Add Port”. The Add Port dialog box will appear.




Figure 25 – Adding a port in Design Canvas

31. Enter the following in the Add Port dialog box then click **OK**:

- Name: LED[7:0]
- Direction : Output




Figure 26 – Adding LED[1:8] output port in Design Canvas

32. If required, click the + sign on the Q[23:0] port of count24\_0 to expose the slice that was created above.
33. Connect the Q[23:16] port of count24\_0 to the LED[7:0] output port.
34. Add another output port called USER\_LED.
35. Connect the PROBE\_A port of the LIVE\_PROBE\_FB\_0 component to the USER\_LED output port.

36. After making the connections listed above the SmartDesign canvas will appear as shown in the figure below. You can drag the components or use the SmartDesign Auto Arrange feature to improve the appearance of the canvas.




Figure 27 - SmartDesign canvas after making connections

37. Save the design (**File > Save Fabric\_Top**).  
 38. Generate the design by clicking **SmartDesign > Generate Component** or by clicking the Generate Component icon on the SmartDesign toolbar (  ).  
 39. Restore the work area (**View > Restore Work Area**) if you expanded the work area earlier.  
 40. Confirm that the message “Fabric\_Top” was successfully generated” appears in the Libero®SoC Log window. The warning message “Floating output bus pin count24\_0:Q[23:0]” can be ignored.  
 41. Set Design Top Level to “Fabric\_Top” by right-clicking and selecting **Set As Root**, the active Top Level component is shown in **bold** font in the Design Hierarchy window.




Figure 28 – Setting Fabric\_Top as the Top Level (Root)

42. Click **Build Hierarchy** to update the Design Hierarchy.  
 43. Close the design (**File > Close Fabric\_Top**).

## Step 2 - Simulating the design

The next step is to simulate the design. A testbench, Modelsim® macro file and a wave format file have been provided in the source files. The Fabric\_Top module/entity contains a 24 bit counter. The simulation would take a long time because of the 24bit counter where we only need the upper 8 bits and because of the 1:50 clock ratio on the PLL. In order to accelerate the simulation of the design some of the counter bits are forced high in the Modelsim® macro file during a second phase of the simulation.

1. Confirm that Fabric\_Top appears in **bold** font in the Libero®SoC Design Hierarchy window. If it does not, select Fabric\_Top, right-click and select **Set As Root**.




Figure 29 - Design Hierarchy with Fabric\_Top as the Top Level

2. Expand Verify Pre-Synthesized Design in the Design Flow window. Right-click **Simulate** and select **Import Files**.





Figure 30 - Importing Simulation files

**3. Import the Modelsim® macro file and Wave format file.**

Enter the following in the Import Files dialog box then click **Open**:

- Look in: <C: or D:>\Microsemiprj\SF2\_Fab\_Probe\Source\_files
- Files of type: Simulation Files (\*.mem \*.bfm \*.dat \*.txt \*.do)
- File name: Hold the shift key and select vhdl\_run.do and vhdl\_wave.do




**Figure 31 - Importing the Modelsim® simulation files**

**4. Import the testbench by right-clicking **Simulate** under Verify Pre-Synthesized Design in the Design Flow window and selecting **Import Files**.**

**5. Enter the following in the Import Files dialog box then click **Open**:**

- Look in: <C: or D:>\Microsemiprj\SF2\_Fab\_Probe\Source\_files
- Files of type: HDL Stimulus Files (\*.vhd \*.v )
- File name: user\_testbench.vhd



**Figure 32 - Importing the testbench file**

6. Select the Stimulus Hierarchy tab & click **Build Hierarchy**. The testbench (user\_testbench.vhd) will be visible. Select the testbench, right-click and select **Set As Active stimulus**. A waveform symbol will indicate the active stimulus (circled below).

Note: If user\_testbench.vhd is not visible on the Stimulus Hierarchy tab, the file was not imported as an HDL stimulus file. Re-import the file as described above.




Figure 33 – Active Testbench in the project

The testbench and simulation files will be visible on the Libero®SoC Files tab under Stimulus and Simulation.




Figure 34 - Testbench and simulation files

7. Open the Modelsim® macro file (vhdl\_run.do) in the Libero®SoC editor by double-clicking the filename on the Files tab.
8. Locate the variable PROJECT\_DIR on line 17 of vhdl\_run.do and confirm that it matches the location of your Libero®SoC fabric tutorial project. The location is displayed at the top of the Libero®SoC GUI (do not include "SmartFusion2\_Fabric.prjx"). Edit the path if necessary (note that backward & forward slash usage differs between the Libero®SoC and Modelsim® tool on Windows OS).




Figure 35 - Location of Libero®SoC project

9. Locate the variable INSTALL\_DIR on line 19 of vhdl\_run.do and confirm that it matches the location of your Libero®SoC installation. Edit the path if necessary. Ask the lab instructor if you do not know the Libero®SoC installation path.
10. If you made changes, save the file (**File > Save vhdl\_run.do**).
11. Scroll in the file to become familiar with the commands it contains. The command force –freeze forces some of the counter bits in Fabric\_Top\_0 high to speed up the simulation in the second phase of the simulation.
12. Close the editor (**File > Close vhdl\_run.do**).

13. Open the Libero®SoC project settings (**Project > Project Settings...**).




Figure 36 - Libero®SoC Project Settings dialog box

14. Select Do File under **Simulation Options** in the Project Settings Dialog box.

15. Un-check “Use automatic DO file”.

16. Click the browse button (  )next to “User defined DO file” and enter the following then click **Open**:

- Look in: <C: or D:>\Microsemiprj\SF2\_Fab\_Probe\SmartFusion2\_Fabric\simulation
- Files of type: \*.do
- File name: vhdl\_run.do

The Modelsim® macro file vhdl\_run.do calls the Wave format file vhdl\_wave.do, so there are no settings required for the Wave Format file.




Figure 37 - Simulation options

17. Click **Save** then **Close** to close the Project settings dialog box.

18. Expand Verify Pre-Synthesized Design in the Design Flow window. Right-click **Simulate** and select **Open Interactively** to launch Modelsim® in GUI mode.




Figure 38 - Launching pre-synthesis simulation

19. The simulation will run for 2.0 ms. When finished, the Wave window should appear as shown below after selecting **Zoom full** from the popup menu (click right mouse button inside Wave – Default window).




Figure 39 - Modelsim® Wave window

20. Scroll in the wave window. The LED[7:0] port represents the LED driver (0 = LED off; 1 = LED on). The USER\_LED port is the re-directed Live Probe output. In the simulation this appears as a Hi-Z signal. When SmartDebug is used, the output of any flip-flop can be re-directed to this output port.
21. Contact the lab instructor if your results do not match the figure above.
22. Close the Modelsim® simulator (**File > Quit**). Click **Yes** when asked if you want to quit.

## Step 3 – Editing the I/O Physical Constraint file

There are multiple ways to make I/O Assignments. In this lab we will use the I/O Physical Design Constraint (PDC) file that was imported when the project was created. The I/O pdc file must be edited to match the target board.

1. Double-click **Manage Constraints** in the Libero®SoC Design Flow window to open the Libero®SoC Constraint Manager.




Figure 40 - Libero®SoC Constraint Manager

2. Select the Constraint Manager I/O Attributes tab. Double-click Fabric\_Top.pdc to open the file in the Libero®SoC editor. Scroll in the file to become familiar with the syntax. The constraint set\_ibank sets the input voltage of the bank to determine the allowable I/O standards; the constraint set\_io sets the pin number and I/O specific attributes. The # symbol is a comment.

```

1 #-----
2 # Company: Microsemi SoC Products Group
3 #
4 # File: Fabric_Top.pdc
5 # File history:
6 # Rev 1.0 July 25, 2016 Written for SF2_Fab_Probe design
7 # Rev 2.0 March 1, 2017 Added pinouts for Future Creative boards
8 # Rev 2.1 May 8, 2017 Added pinouts for Avnet Kickstart board
9 # Rev 2.2 Feb 22, 2018 Removed ES silicon
10 #
11 # Description:
12 # PDC constraint file which sets the I/O bank voltage settings and
13 # I/O pin assignments for the Microsemi SmartFusion2 Fabric / Probe tutorial
14 #
15 # Author: Tim McCarthy
16 #-----
17 # Pin assignments for SF2-484-STARTER-KIT with M2S010-FGG484 device OR
18 # SF2-STARTER-KIT with M2S050-FGG484 device
19 # Banks not listed use default setting of 2.5V
20 #set_ibank Bank0 -vcci 1.80 -fixed yes
21 #set_ibank Bank1 -vcci 3.30 -fixed yes
22 #set_ibank Bank2 -vcci 3.30 -fixed yes
23 #set_ibank Bank3 -vcci 3.30 -fixed yes

```

Figure 41 - PDC file in the Libero®SoC constraint editor

A description of the PDC constraints syntax is available in the Libero®SoC Help (**Help > Help Topics > Manage Constraints > Assigning Design Constraints > Design Constraints Guide > Reference > Constraints by File Format > PDC Command Reference**).

For more information regarding pin assignments for the SmartFusion®2 target board, refer to the schematic for the board, which is available from the Trenz Electronic website ([http://www.trenz-electronic.de/fileadmin/docs/Trenz\\_Electronic/Modules\\_and\\_Module\\_Carriers/2.5x6.15/TEM0001/REV01/Documents/SCH-TEM0001-01-010C.PDF](http://www.trenz-electronic.de/fileadmin/docs/Trenz_Electronic/Modules_and_Module_Carriers/2.5x6.15/TEM0001/REV01/Documents/SCH-TEM0001-01-010C.PDF)).

3. All assignments in the PDC file are commented out. Uncomment the lines starting with **set\_iobank** and **set\_io**.
4. Save the PDC file after making modifying (**File > Save Fabric\_Top.pdc**).
5. Close the PDC file (**File > Close Fabric\_Top.pdc**).
6. Enable (checkbox) **Fabric\_Top.pdc** for **Place and Route** on the I/O Attributes tab of the Libero®SoC Constraint Manager.
7. Press **Save** to store the change in the I/O Attributes constraint file selection. Confirm saving of changes in warning notice (design flow invalidation) with **OK**.




Figure 42 - Selecting the I/O PDC constraint file in the Design Flow window

## Step 4 - Generating Timing Constraints

In this step you derive timing constraints for the design. Timing constraints for known blocks (such as the RC oscillators and the PLLs) can be generated automatically.

1. Select the Timing tab in the Constraint manager window. Click on **Derive Constraints**.




Figure 43 - Deriving Timing Constraints

2. Click on **Yes** in the Message window to automatically associate the derived constraints SDC file to the 'Synthesis', 'Place and Route' and 'Timing Verification'.




Figure 44 - Message Window

3. Double click on the Top\_derived\_constraints.sdc to view the automatically generated clock constraints in the text editor.





Figure 45 - Derived Timing Constraints

4. For this design a Clock constraint and Generated Clock constraint are generated automatically. The Clock constraint is the constraint for the 50 MHz RC oscillator, which is the reference clock for the fabric CCC. The Generated Clock constraint is the constraint for the 1 MHz Fabric PLL output.



```

Fabric_Top_derived_constraints.sdc & x | Reports & x | StartPage & x | Constraint Manager & x |
  File Edit View Insert Tools Options Help

1 E# Microsemi Corp.
2 # Date: 2018-Nov-08 16:15:12
3 # This file was generated based on the following SDC source files:
4 #   D:/Microsemiprj/SF2_Fab_Probe/SmartFusion2_Fabric/component/work/Fabric_Top/FCCC_0/Fabric_Top_FCCC_0_FCCC.sdc
5 #   D:/Microsemiprj/SF2_Fab_Probe/SmartFusion2_Fabric/component/work/Fabric_Top/QSC_0/Fabric_Top_QSC_0_QSC.sdc
6 #   C:/Microsemi/LiberSoC_v11.9/Designer/data/aPA4M/cores/constraints/sysreset.sdc
7 #
8
9 create_clock -name {OSC_0/I_RCOSC_25_50MHZ/CLKOUT} -period 20 [ get_pins { OSC_0/I_RCOSC_25_50MHZ/CLKOUT } ]
10 create_generated_clock -name {FCCC_0/GLO} -multiply_by 2 -divide_by 100 -source [ get_pins { FCCC_0/CCC_INST/RCOSC_25_50MHZ }
11 set_false_path -ignore_errors -through [ get_pins { SYSRESET_0/POWER_ON_RESET_N } ]
12

```

Figure 46 - Derived timing constraints

5. Close the Constraint Manager Editor (**File > Close Fabric\_Top\_derived\_constraints.sdc**).

## Step 5 – Synthesis and Layout

In this step you will use the push-button flow to synthesize the design with Synplify Pro®, run layout and generate the programming file.

1. Double-click the Generate Bitstream in the Design Flow window to synthesize the design, run layout using the I/O constraints that were created and generate the programming file.




Figure 47 - Generate Bitstream

The design implementation tools will run in batch mode. Successful completion of a design step will be indicated by a green check mark next to the item in the Design Flow window.




Figure 48 – Successful completion of design implementation

2. The Reports tab will display reports for the tools used to implement the design.




Figure 49 - Reports tab after implementing the design

3. Select the Compile report (Fabric\_Top\_compile\_netlist\_resources.xml) under Synthesize on the Reports tab to view the resource usage. Record the number of combinatorial cells (LUTs) and sequential cells (Flip-flops) used in the design below.

LUTs (4LUT) \_\_\_\_\_

Flip-flops (DFF) \_\_\_\_\_

4. Configure the timing reports to be generated by right-clicking Verify Timing under Verify Post Layout Implementation on the Design Flow tab and selecting **Configure Options**. Enable all available timing report options and select **OK**.




Figure 50 - Timing reports configuration

5. Generate the timing reports by right-clicking Verify Timing under Verify Post Layout Implementation on the Design Flow tab and selecting **Run**.




Figure 51 - Generating the post-layout timing report

6. Select the timing report named Fabric\_Top\_max\_timing\_slow\_1.14V\_85C.xml under Verify Timing on the Reports tab. Scroll to the timing Summary in the Report window. Record the maximum frequency for the clock FCCC\_0/ GL0 below:

FCCC\_0/ GL0: \_\_\_\_\_

7. Timing violations can quickly be identified by looking at the timing violations reports (Fabric\_Top\_max/min\_timing\_violations\_slow\_1.14V\_85C.xml and Fabric\_Top\_max/min\_timing\_violations\_fast\_1.26V\_0C.xml).
8. The output files from Synplify Pro® and Designer (Place&Route, Timing Analyzer) will be visible on the Libero®SoC Files tab.




Figure 52 - Synthesis and Designer files on Libero®SoC Files tab

## Step 6 – Programming

In this step, you will run FlashPro in batch mode to program the SmartFusion®2 device on the SmartFusion®2 target board. Connect the SMF2000 board using a Micro-USB cable to the PC USB port (board power is provided from PC USB port). Since the FlashPro5 driver should be already installed by the Microsemi Libero®SoC installation, the Window's Device Manager should display the following entries (port number may differ depending on your PC):




Figure 53 – Device Manager

1. Expand Program Design in the Design Flow window. Right-click **Run PROGRAM Action** and select **Run** to begin programming.




Figure 54 - Launching Programming software from Design Flow window

2. FlashPro will run in batch mode and program the device. Programming messages will be visible in the Libero®SoC log window (programmer number and device number may differ).

**Note:** Do not interrupt the programming sequence; it may damage the device or the programmer.

3. The following message should be visible in the Reports view under Program Device when the device is programmed successfully (programmer number will differ; device will differ depending on the target board):

programmer 'E2002BYK1N' : device 'M2S010' : Executing action PROGRAM PASSED.

```
All 0 Errors 1 Warning 0 Info


Software Version: 12.900.10.16
Programmer: 'E2002BYKIN' : JTAG TCK / SPI SCK frequency = 1 MHz
programmer 'E2002BYKIN' : FlashPro5
Opened 'C:\Microsemiprj\SF2_Fab_Probe\SmartFusion2_Fabric\designer\Fabric_Top\Fabric_Top_fp\Fabric_Top.pro'
The 'open_project' command succeeded.
Warning: Programming is already enabled for device 'M2S010'.
The 'enable_device' command succeeded.
PPD file 'C:\Microsemiprj\SF2_Fab_Probe\SmartFusion2_Fabric\designer\Fabric_Top\Fabric_Top.ppd' has been loaded successfully.
DESIGN : Fabric_Top ; CHECKSUM : 3401; PDB_VERSION : 1.0
The 'set_programming_file' command succeeded.
The 'set_programming_action' command succeeded.
programmer 'E2002BYKIN' : Scan Chain...
Programmer: 'E2002BYKIN' : JTAG TCK / SPI SCK frequency = 1 MHz
programmer 'E2002BYKIN' : Check Chain...
programmer 'E2002BYKIN' : Scan and Check Chain PASSED.
programmer 'E2002BYKIN' : device 'M2S010' : Executing action PROGRAM
Programmer: 'E2002BYKIN' : JTAG TCK / SPI SCK frequency = 4 MHz
programmer 'E2002BYKIN' : device 'M2S010' : Family: Igloo2
programmer 'E2002BYKIN' : device 'M2S010' : Product: M2GL005
programmer 'E2002BYKIN' : device 'M2S010' : Cortex-M3 Disabled (M3_ALLOWED = 0)
programmer 'E2002BYKIN' : device 'M2S010' : EXPORT ISC_ENABLE_RESULT[32] = 007e6b44
programmer 'E2002BYKIN' : device 'M2S010' : EXPORT CRCERR[1] = 0
programmer 'E2002BYKIN' : device 'M2S010' : EXPORT EDCEERR[1] = 0
programmer 'E2002BYKIN' : device 'M2S010' : Programming FPGA Array...
programmer 'E2002BYKIN' : device 'M2S010' : EXPORT Fabric component digest[256] = lf630438dec01df6c23396e6cabd467fc29743d8367de1b0
programmer 'E2002BYKIN' : device 'M2S010' : =====
programmer 'E2002BYKIN' : device 'M2S010' : EXPORT DSN[128] = 7eff5269e1f523ac77705de6dd997ca
programmer 'E2002BYKIN' : device 'M2S010' : =====
programmer 'E2002BYKIN' : device 'M2S010' : Finished: Thu Oct 1 14:24:07 2020 (Elapsed time 00:00:26)
programmer 'E2002BYKIN' : device 'M2S010' : Executing action PROGRAM PASSED.
programmer 'E2002BYKIN' : Chain programming PASSED.
Chain Programming Finished: Thu Oct 1 14:24:07 2020 (Elapsed time 00:00:26)

o - o - o - o - o - o

The 'run_selected_actions' command succeeded.
Project Saved.
The 'save_project' command succeeded.
Project closed.
Exported log file C:\Microsemiprj\SF2_Fab_Probe\SmartFusion2_Fabric\designer\Fabric_Top\Fabric_Top_fp\Fabric_Top.log.
The 'close_project' command succeeded.
The Execute Script command succeeded.
```

**Figure 55 - Programming messages in Libero®SoC log window**

4. A green check mark will appear next to Program Design and Run PROGRAM Action in the Design Flow window to indicate programming completed successfully.



**Figure 56 - Design Flow window after programming**

## Running the Application

5. Reset the board by pressing and releasing the Reset button (the button on the opposite side of the LEDs) and observe the pattern of the LEDs.
6. Press the USER\_BTN (the button near the 8 LEDs) and observe the counter changing the count direction.

## Step 7 - Debugging with SmartDebug

In this step you will use SmartDebug to view internal circuits in the design.

SmartDebug tool is a new approach to debug the Microsemi FPGA array and SERDES without using an internal logic analyzer (ILA). SmartDebug provides the following methods to debug the SmartFusion®2 / IGLOO®2 FPGA array:

- **Live Probe:** Two dedicated probes can be configured to observe a Probe Point which is any input or output of a logic element. The probe data can then be sent to an oscilloscope or logic analyzer.
- **Active Probe:** Active Probe allows dynamic asynchronous read and write to a flip-flop or probe point. This enables a user to quickly observe the output of the logic internally or to quickly experiment on how the logic will be affected by writing to a probe point.
- **Memory Debug:** Memory debug is used to debug embedded FPGA fabric memories (uSRAM and LSRAM) by reading and writing to the memory block. Memory Debug also supports reading eNVM memory content.
- **Probe Insertion:** Probe insertion is used to insert probes into the design and bring signals out to the FPGA package pins to evaluate and debug the design.
- **SERDES Debug:** SmartDebug is used to debug high speed serial interfaces by utilizing on-chip PRBS features and signal integrity controls.
- **FPGA Hardware Breakpoint:** Enables single stepping and synchronous signal capture capabilities on selected clock domains. Available for logic running on an internally generated PLL clock (clock gating logic will be added). See Project settings “Enable FPGA Hardware Breakpoint Auto Instantiation”.

## SmartDebug Live Probes

In this step we will use Live Probe A to drive one of the LEDs on the target board. The LIVE\_PROBE\_FB macro redirects the Live Probe output. For this design we connected the PROBE\_A output of the LIVE\_PROBE\_FB macro to an output pin which is connected to the USER\_LED on the target board.

1. Expand Debug Design in the Libero®SoC Design Flow window. Select SmartDebug Design then right-click and select **Open Interactively**.




Figure 57 - Launching SmartDebug

2. The SmartDebug GUI will open. Click the Debug FPGA Array button (circled in the figure below). The Debug SERDES option may not be available for some target boards.




Figure 58 - SmartDebug GUI

4. Select the Live Probes tab in the **Debug FPGA Array** GUI. The design hierarchy is displayed in the left window. Signals selected for probing are displayed in the right window.




Figure 59 - SmartDebug Live Probes tab

5. Select **count24\_0** in the Instance Tree on the Hierarchical View then click **Add**. The signals will appear in the Live Probes tab.




Figure 60 - count24\_0 signals in the Live Probes tab

6. Select the signal **LED\_c[0]:count24\_0/Q\_int[16]:Q** then click **Assign to Channel A**.
7. The **USER\_LED** starts blinking.  
 Note: the **USER\_LED** is located directly next to the USB connector.
8. Select a different signal and assign it to Channel A. Observe the change in the LED patterns. Live Probe allows observation of any flip-flop output without having to re-run layout on the design.

## SmartDebug Active Probes

In this step, we will use the Active Probes to observe the output of count\_24\_0.

10. Select the Active Probes tab in the Debug FPGA Array GUI. The design hierarchy is displayed in the left window. Signals selected for probing are displayed in the right window.




Figure 61 - SmartDebug Active Probes tab

11. Select count24\_0 in the Instance Tree on the Hierarchical View then click **Add**. The signals will appear in the Active Probes tab.




Figure 62 - Adding the count24\_0 signals to the Active Probes tab

12. Click the **Read Active Probes** button (circled in the figure below). The state of the signal will be displayed. Clicking **Read Active Probes** repeatedly will allow observation of the counter output.




Figure 63 - Reading the counter with the Active Probes

13. Click **Close** to close the Debug FPGA dialog box. Click **Cancel** when prompted about saving the active probes.  
14. Close SmartDebug (**File > Exit**) and Libero®SoC (**Project > Exit**).

**End of SmartFusion®2 Fabric lab**

## Record answers to questions below

Name: \_\_\_\_\_

### Page 31

Record the number of combinatorial and sequential cells used in the design below.

LUTs (4LUT) \_\_\_\_\_

Flip-flops (DFF) \_\_\_\_\_

Record the maximum frequency for the clock FCCC\_0/ GL0 below:

FCCC\_0/ GL0: \_\_\_\_\_

## Answers to Questions (results can slightly vary on your system)

### Page 31

Record the number of sequential and combinatorial cells used in the design below.

4LUT      25

DFF      24

Record the maximum frequency for the clock FCCC\_0/GL0 below:

FCCC\_0/ GL0: 430.108 MHz

## List of Figures

Figure 1 - Libero®SoC Project Manager .....	5
Figure 2 - Libero®SoC New Project dialog box .....	6
Figure 3 - Project Details .....	6
Figure 4 - Device selection (settings for SMF2000 board shown) .....	7
Figure 5 - Device Settings (settings for SMF2000 board shown) .....	8
Figure 6 - Design Template settings (all kits) .....	8
Figure 7 - Imported HDL source files.....	9
Figure 8 - Imported I/O Constraint file .....	10
Figure 9 - HDL source file and I/O constraint file in Libero®SoC.....	10
Figure 10 - Opening the SmartDesign canvas .....	11
Figure 11 - Entering SmartDesign name .....	11
Figure 12 – Component pasting .....	11
Figure 13 – Clock & Management category of the Libero®SoC IO Catalog .....	12
Figure 14 - Component naming .....	12
Figure 15 - Component naming .....	13
Figure 16 - Configuring the Chip Oscillators (SmartFusion®2 target) .....	14
Figure 17 – Macro Library category of the Libero®SoC IP Catalog .....	14
Figure 18 - IP Catalog Search field .....	15
Figure 19 - SmartDesign canvas after adding components .....	15
Figure 20 – Connection creating .....	16
Figure 21 - Adding a slice to the Q[23:0] output.....	17
Figure 22 - Edit Slices dialog box.....	17
Figure 23 - Adding a slice to the count24_0 output .....	17
Figure 24 - Marking the PROBE_B port unused .....	18
Figure 25 – Adding a port in Design Canvas.....	18
Figure 26 – Adding LED[1:8] output port in Design Canvas .....	18
Figure 27 - SmartDesign canvas after making connections .....	19
Figure 28 – Setting Fabric_Top as the Top Level (Root) .....	19
Figure 29 - Design Hierarchy with Fabric_Top as the Top Level .....	20
Figure 30 - Importing Simulation files.....	20
Figure 31 - Importing the Modelsim® simulation files.....	21
Figure 32 - Importing the testbench file .....	21
Figure 33 – Active Testbench in the project .....	22
Figure 34 - Testbench and simulation files .....	22
Figure 35 - Location of Libero®SoC project .....	22
Figure 36 - Libero®SoC Project Settings dialog box .....	23
Figure 37 - Simulation options .....	23
Figure 40 - Launching pre-synthesis simulation.....	24
Figure 41 - Modelsim® Wave window .....	24
Figure 42 - Libero®SoC Constraint Manager .....	25
Figure 43 - PDC file in the Libero®SoC constraint editor .....	25
Figure 44 - Selecting the I/O PDC constraint file in the Design Flow window .....	26
Figure 45 - Deriving Timing Constraints.....	27
Figure 46 - Message Window.....	27
Figure 47 - Derived Timing Constraints.....	27
Figure 48 - Derived timing constraints.....	27

Figure 49 - Generate Bitstream.....	28
Figure 50 – Successful completion of design implementation .....	29
Figure 51 - Reports tab after implementing the design.....	29
Figure 52 - Timing reports configuration .....	30
Figure 53 - Generating the post-layout timing report .....	30
Figure 54 - Synthesis and Designer files on Libero®SoC Files tab .....	31
Figure 55 – Device Manager .....	32
Figure 56 - Launching Programming software from Design Flow window.....	32
Figure 57 - Programming messages in Libero®SoC log window .....	33
Figure 58 - Design Flow window after programming .....	33
Figure 59 - Launching SmartDebug .....	35
Figure 60 - SmartDebug GUI .....	35
Figure 61 - SmartDebug Live Probes tab.....	36
Figure 62 - count24_0 signals in the Live Probes tab.....	36
Figure 63 - SmartDebug Active Probes tab .....	37
Figure 64 - Adding the count24_0 signals to the Active Probes tab .....	37
Figure 65 - Reading the counter with the Active Probes .....	38