


Regarding the usage of our schematics and alike documentation for Trenz module Project.

Project is protected under copyright and we strongly and strictly prohibit the reverse engineering or recreation, even if the design is just adapted or modified. Project is protected under such right and in case of plagiarism we will have to do anything necessary in order to protect our assets.

Schematics and other handouts serve for informational purposes only!

	Title: TE0727 - Legal Notices		
	A4	Number: TE0727 41C34	Rev. 02
	Date: 2020-08-20	Copyright: Trenz Electronic GmbH / TT	Page 1 of 14
	Filename: Legal Notices Modules.SchDoc		

U_RPi-Headers
RPi-Headers.SchDoc

U_DDR3-RAM
DDR3-RAM.SchDoc

U_USB-PHY
USB-PHY.SchDoc

U_PowerSupply
PowerSupply.SchDoc

U_FTDL
FTDL.SchDoc

U_FPGA_B34
FPGA_B34.SchDoc

U_FPGA_B35
FPGA_B35.SchDoc

U_FPGA_MIO
FPGA_MIO.SchDoc

U_FPGA_RAM
FPGA_RAM.SchDoc

U_FPGA_PWR
FPGA_PWR.SchDoc

U_RPI_CAM_LCD
RPI-CAM-LCD.SchDoc

U_RPI_CAM_LCD
RPI-CAM-LCD.SchDoc

PM1



FIDU-DOT - mini
PM3



FIDU-DOT - mini
PM5



FIDU-DOT - mini

PM2




FIDU-DOT - mini
PM4




FIDU-DOT - mini
PM6




FIDU-DOT - mini




Mount.Hole 2.7mm (unplated)



Mount.Hole 2.7mm (unplated)



Mount.Hole 2.7mm (unplated)



Mount.Hole 2.7mm (unplated)

Serial
Serial
Serialnumber 6,3 x 6.3mm

Assembly variant	41C34
Created by	VT
Modified by	VT
Modified at	2019-11-21
SVN Revision	801






Title: TE0727		
A4	Number: TE0727 41C34	Rev. 02
Date: 2020-08-20	Copyright: Trenz Electronic GmbH	Page 2 of 14
Filename: TE0727.SchDoc		

1

2

3

4



Title: TE0727 - Connectors		
A4	Number: TE0727 41C34	Rev. 02
Date: 2020-08-20	Copyright: Trenz Electronic GmbH	Page 3 of 14
Filename: RPi-Headers.SchDoc		

1

2

3

4

1

2

3

4

A

A

B


B

C

C

D

D



Title: TE0727 - Connectors		
A4	Number: TE0727 41C34	Rev. 02
Date: 2020-08-20	Copyright: Trenz Electronic GmbH	Page 4 of 14
Filename: RPi-CAM-LCD.SchDoc		

1

2

3

4




U1A

BANK 34

IO_L1P_T0_34	G11	CEC_A
IO_L1N_T0_34	H12	SDA_A
IO_L2P_T0_34	G12	SCL_A
IO_L2N_T0_34	H13	HPD_A
IO_L3P_T0_DQS_PUDC_B_34	G14	
IO_L3N_T0_DQS_34	H14	GPIO21
IO_L4P_T0_34	J15	GPIO2
IO_L4N_T0_34	K15	GPIO11
IO_L5P_T0_34	J13	GPIO20
IO_L5N_T0_34	J14	GPIO16
IO_L6P_T0_34	H11	
IO_L6N_T0_VREF_34	J11	CSL_GPIO1
IO_L7P_T1_34	N13	GPIO4
IO_L7N_T1_34	N14	GPIO17
IO_L8P_T1_34	L15	GPIO3
IO_L8N_T1_34	M15	GPIO15
IO_L9P_T1_DQS_34	L14	GPIO14
IO_L9N_T1_DQS_34	M14	GPIO23
IO_L10P_T1_34	K13	GPIO26
IO_L10N_T1_34	L13	GPIO13
IO_L11P_T1_SRCC_34	K11	GPIO18
IO_L11N_T1_SRCC_34	K12	CT_HPDC
IO_L12P_T1_MRCC_34	L12	GPIO7
IO_L12N_T1_MRCC_34	M12	GPIO25
IO_L13P_T2_MRCC_34	N11	CSL_C_P
IO_L13N_T2_MRCC_34	N12	CSL_C_N
IO_L15P_T2_DQS_34	P15	GPIO24
IO_L15N_T2_DQS_34	R15	GPIO27
IO_L16P_T2_34	P11	CLP_C_P
IO_L16N_T2_34	R11	CLP_C_N
IO_L17P_T2_34	R12	CSL_D1_P
IO_L17N_T2_34	R13	CSL_D1_N
IO_L18P_T2_34	P13	CLP_D1_P
IO_L18N_T2_34	P14	CLP_D1_N
IO_L19P_T3_34	M9	GPIO12
IO_L19N_T3_VREF_34	N9	GPIO19
IO_L20P_T3_34	R7	CSL_D0_P
IO_L20N_T3_34	R8	CSL_D0_N
IO_L21P_T3_DQS_34	M10	GPIO6
IO_L21N_T3_DQS_34	M11	GPIO8
IO_L22P_T3_34	N7	CLP_D0_P
IO_L22N_T3_34	N8	CLP_D0_N
IO_L23P_T3_34	P8	GPIO5
IO_L23N_T3_34	P9	GPIO10
IO_L24P_T3_34	P10	GPIO9
IO_L24N_T3_34	R10	GPIO22

XC7Z010-ICLG225C



B34













Title: TE0727 - FPGA B34		
A4	Number: TE0727 41C34	Rev. 02
Date: 2020-08-20	Copyright: Trenz Electronic GmbH	Page 5 of 14
Filename: FPGA_B34.SchDoc		

UIB


BANK 35
 XC7Z010-1CLG225C













	Title: TE0727 - FPGA B35		
	A4	Number: TE0727 41C34	Rev. 02
	Date: 2020-08-20	Copyright: Trenz Electronic GmbH	Page 6 of 14
	Filename: FPGA_B35.SchDoc		



Title: TE0727 - FPGA MIO			
A4	Number: TE0727 41C34	Rev. 02	
Date: 2020-08-20	Copyright: Trenz Electronic GmbH	Page 7 of 14	
Filename: FPGA_MIO.SchDoc			



			Title: TE0727 - FPGA RAM	
			A4	Number: TE0727 41C34
Date: 2020-08-20		Copyright: Trenz Electronic GmbH		Page 8 of 14
Filename: FPGA_RAM.SchDoc				



Title: TE0727 - FPGA PWR		
A4	Number: TE0727 41C34	Rev. 02
Date: 2020-08-20	Copyright: Trenz Electronic GmbH	Page 9 of 14
Filename: FPGA_PWR.SchDoc		

A

A

B






B

C


C


D

D



Title: TE0727 - DDR Memory		
A4	Number: TE0727 41C34	Rev. 02
Date: 2020-08-20	Copyright: Trenz Electronic GmbH	Page 10 of 14
Filename: DDR3-RAM.SchDoc		



		Title: TE0727 - USB	
		A4	Number: TE0727 41C34
Date: 2020-08-20		Copyright: Trenz Electronic GmbH	
Filename: USB-PHY.SchDoc		Page 11 of 14	

1

2

3

4

A

A

B


B

C

C

D

D










Title: TE0727 - FTDI		
A4	Number: TE0727 41C34	Rev. 02
Date: 2020-08-20	Copyright: Trenz Electronic GmbH	Page 12 of 14
Filename: FTDI.SchDoc		


1

2

3

4



			Title: TE0727 - PowerSupply	
			A4	Number: TE0727 41C34
Date: 2020-08-20		Copyright: Trenz Electronic GmbH		Page 13 of 14
Filename: PowerSupply.SchDoc				

1

2

3

4

CHANGES REV01 to REV02

- 1) Fixed I2C connection, added I2C MUX (U16)
- 2) Added optional pin-header connector for select JTAG boot mode
- 3) Added 2x user LEDs
- 4) Changed obsolete DDR3 chip
- 5) Fixed wrong type connector for CSI
- 6) full update lib

A

A

B


B

C

C

D

D

	Title: TE0727 - Changes list		
	A4	Number: TE0727 41C34	Rev. 02
	Date: 2020-08-20	Copyright: Trenz Electronic GmbH	Page 14 of 14
	Filename: Revision_Changes.SchDoc		

1

2

3

4