



1

2

3

4

A

A

REV	Description	
-01	REV01 Initial revision ----- Changes from TE0630-02 1) Changed FPGA to Artix 2) Changed PS DCDC to MPS parts	AL 24.01.2023
-02	1. Testpoint positions were corrected. 2. Added S3 (JTAG only mode). 3. CLK GEN DSC1123DL5-200.0000 (27130) replaced by SIT9121AI-2B1-XXE-200.00000 (33457). 4. Capacitor C47 330uF 1210 replaced by C47, C117, C118 100uF 0805.	IG 20.04.2023

B


B

C

C

D

D

	Title: <b>Changes list</b>		
	A4	Number: <b>TE0763 82151-B</b>	Rev. <b>02</b>
	Date: <b>22.11.2023</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>2</b> of <b>15</b>
	Filename: <b>Revision_Changes.SchDoc</b>		

1



2

3

4

- U\_Power  
Power\_Diagram.SchDoc
- U\_FPGA\_PWR  
FPGA\_PWR.SchDoc
- U\_DDR3\_RAM  
DDR3\_RAM.SchDoc
- U\_FPGA\_CFG\_CLK  
FPGA\_CFG\_CLK.SchDoc
- U\_FPGA\_B13\_B14  
FPGA\_B13\_B14.SchDoc
- U\_FPGA\_DDR3  
FPGA\_DDR3.SchDoc
- U\_FPGA\_B15  
FPGA\_B15.SchDoc
- U\_FPGA\_B16  
FPGA\_B16.SchDoc
- U\_USB  
USB.SchDoc
- U\_B2B\_Connectors  
B2B\_Connectors.SchDoc

LOGO1  
TE Logo PRINT Layer  
LOGO PRINT




Assembly Variants



AV0	AV1	AV2	AV3	
1	1	1	1	TE0763-01-82I51-A
1	1	1	0	TE0763-01-82I51-B (MiniUSB - Not populated)

Board Revisions

BR0	BR1	BR2	BR3	
0	0	0	0	-01 Initial revision



Enable pullups in FPGA




Drawn by	IG
Checked by	IG
Assembly variant	82I51-B
Created by	IG
Modified by	-
Modified at	-



Title: Overview		
A4	Number: TE0763 82I51-B	Rev. 02
Date: 22.11.2023	Copyright: Trenz Electronic GmbH	Page 3 of 15
Filename: TE0763.SchDoc		

Serial1  
Serial  
Serialnumber 6,3 x 6.3mm

### Power-on sequencing:



### Supported Voltage Ranges:


Power Rail	Direction	Range	Tolerance	Description	Note
5Vb2b	IN	5V	±5%	Micromodule Power	-
Vusb	IN	5V	±5%	Micromodule Power	-
3.3VIN		3.3V	±3%	Internal Power	-
3.3V		3.3V	±3%	Internal Power	FPGA B13, B14, B16
VCCIO0		3.3V or 2.5V	±3%	Internal Power	3.3V (Default) FPGA B15
VCCINT		1.0V	±2%	Internal Power	FPGA CORE
1.8V		1.8V	±3%	Internal Power	FPGA VCCAUX, AVCC, VCCBAT
1.2V	OUT	1.2V	±3%	Power Supply for External load	Current rating ≤ 1A
1.5V		1.5V	±3%	DDR Power	FPGA B34, B35, DDR3
2.5V	OUT	2.5V	±3%	Power Supply for External load	Current rating ≤ 1A

Programmable Logic, supplied by power rail

Low-Power Domain, supplied by power rail

GTH/GTY Transceiver, supplied by power rail

Full-Power Domain and GTR, supplied by power rail







Power\_1  
Power\_1.SchDoc








Power\_2  
Power\_2.SchDoc




Title: <b>Power_Diagram</b>		
A4	Number: <b>TE0763 82151-B</b>	Rev. <b>02</b>
Date: <b>22.11.2023</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>4</b> of <b>15</b>
Filename: <b>Power_Diagram.SchDoc</b>		



		Title: TE0763 - Power_1	
		A4	Number: TE0763 82I51-B
Date: 22.11.2023		Copyright: Trenz Electronic GmbH	
Date: 22.11.2023		Page 5 of 15	
Filename: Power_1.SchDoc			



Title: Power_2		
A4	Number: TE0763 82I51-B	Rev. 02
Date: 22.11.2023	Copyright: Trenz Electronic GmbH	Page 6 of 15
Filename: Power_2.SchDoc		



Title: <b>B2B_Connectors</b>		
A4	Number: <b>TE0763 82I51-B</b>	Rev. <b>02</b>
Date: <b>22.11.2023</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>7</b> of <b>15</b>
Filename: <b>B2B_Connectors.SchDoc</b>		





Table 2-1: 7 Series FPGA Configuration Modes (UG470)

Configuration Mode	M[2:0]	Bus Width	CCLK Direction
Master Serial	000	x1	Output
Master SPI	001	x1, x2, x4	Output
Master BPI	010	x8, x16	Output
Master SelectMAP	100	x8, x16	Output
JTAG	101	x1	Not Applicable
Slave SelectMAP	110	x8, x16, x32 <sup>(1)</sup>	Input
Slave Serial <sup>(2)</sup>	111	x1	Input

- 24MHz\_FPGA TP7
- 24MHz\_MCU TP8
- SYSCLK TP9
- PROG TP10



Title: FPGA_CFG_CLK		
A4	Number: TE0763 82151-B	Rev. 02
Date: 22.11.2023	Copyright: Trenz Electronic GmbH	Page 8 of 15
Filename: FPGA_CFG_CLK.SchDoc		



A

A

B


B

C

C

D


D



UIB

BANK 14

XC7A200T-2FBG484I





UIA

BANK 13



XC7A200T-2FBG484I

B13\_B14

IFCLK	PA0/INT0	V3_IO_01
24MHz_FPGA	PA1/INT1	V3_IO_02
RDY0/SLRD	PA2/SLOE	V3_IO_03
RDY1/SLWR	PA3/WU	V3_IO_04
U_LED1	PA4/FIFOADR0	V3_IO_05
U_LED2	PA5/FIFOADR1	V3_IO_06
U_LED3	PA6/PKTEND	V3_IO_07
U_LED4	SCL_F	V3_IO_08
CTLO/FLAGA	SDA_F	V3_IO_09
CTL1/FLAGB	PA7/FLAGD/SLCS	V3_IO_10
CTL2/FLAGC		V3_IO_11
FD0		V3_IO_12
FD1		V3_IO_13
FD2		V3_IO_14
FD3		V3_IO_15
FD4		V3_IO_16
FD5		V3_IO_17
FD6		V3_IO_18
FD7		V3_IO_19
/REPROG		V3_IO_20
		V3_IO_21
		V3_IO_22
		V3_IO_23
		V3_IO_24
		V3_IO_25
		V3_IO_26
		V3_IO_27




Title: FPGA_B13_B14		
A4	Number: TE0763 82I51-B	Rev. 02
Date: 22.11.2023	Copyright: Trenz Electronic GmbH	Page 9 of 15
Filename: FPGA_B13_B14.SchDoc		



XC7A200T-2FBG484I



Title: <b>FPGA_B15</b>		
A4	Number: <b>TE0763 82151-B</b>	Rev. <b>02</b>
Date: <b>22.11.2023</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>10</b> of <b>15</b>
Filename: <b>FPGA_B15.SchDoc</b>		



Title: <b>FPGA_B16</b>		
A4	Number: <b>TE0763 82I51-B</b>	Rev. <b>02</b>
Date: <b>22.11.2023</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>11</b> of <b>15</b>
Filename: <b>FPGA_B16.SchDoc</b>		

A

A

B


B


C

C

D

D





**U1I**


H10	VCCINT	VCCAUX
H8	VCCINT	VCCAUX
J7	VCCINT	VCCAUX
J9	VCCINT	VCCAUX
K8	VCCINT	VCCAUX
L7	VCCINT	VCCAUX
M8	VCCINT	VCCAUX
N7	VCCINT	VCCAUX
P8	VCCINT	VCCAUX
P10	VCCINT	VCCAUX
R7	VCCINT	VCCAUX
R9	VCCINT	VCCAUX
T10	VCCINT	VCCAUX
T8	VCCINT	VCCAUX
VCCBRAM		
VCCBRAM		
VCCBRAM		

**U1J**

A2	GND	H7
A3	GND	H9
A5	GND	H11
A7	GND	H21
A9	GND	J8
A11	GND	J10
A12	GND	J12
A22	GND	J18
AA2	GND	K5
AA12	GND	K7
AA22	GND	K11
AB9	GND	K15
AB19	GND	L2
B3	GND	L8
B12	GND	L22
B19	GND	M7
C3	GND	M11
C6	GND	M19
C10	GND	N6
C12	GND	N8
C16	GND	N16
D3	GND	P3
D4	GND	P7
D8	GND	P9
D12	GND	P11
D13	GND	P13
E4	GND	R8
E5	GND	R10
E7	GND	R12
E9	GND	R20
E11	GND	T7
F5	GND	T9
F11	GND	T11
F17	GND	T17
E20	GND	U4
G5	GND	U14
G6	GND	V1
G7	GND	V11
G8	GND	V21
G9	GND	W8
G10	GND	W18
G12	GND	Y5
G14	GND	Y15
H1	GND	

**U1H**

D6	MGTAVCC	MGTAVTT	B5	GND
D10	MGTAVCC	MGTAVTT	B7	
E8	MGTAVCC	MGTAVTT	B9	
F7	MGTAVCC	MGTAVTT	B1	
F9	MGTAVCC	MGTAVTT	C4	
		MGTAVTT	C8	
F6	MGTREFCLK0P_216	MGTREF_216	F8	GND
E6	MGTREFCLK0N_216			
F10	MGTREFCLK1P_216			
E10	MGTREFCLK1N_216			
B8	MGTPRXP0_216	MGTPTXP0_216	B4	
A8	MGTPRXN0_216	MGTPTXN0_216	A4	
D11	MGTPRXP1_216	MGTPTXP1_216	D5	
C11	MGTPRXN1_216	MGTPTXN1_216	C5	
B10	MGTPRXP2_216	MGTPTXP2_216	B6	
A10	MGTPRXN2_216	MGTPTXN2_216	A6	
D9	MGTPRXP3_216	MGTPTXP3_216	D7	
C9	MGTPRXN3_216	MGTPTXN3_216	C7	



Title: <b>FPGA_PWR</b>		
A4	Number: <b>TE0763 82I51-B</b>	Rev. <b>02</b>
Date: <b>22.11.2023</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>13</b> of <b>15</b>
Filename: <b>FPGA_PWR.SchDoc</b>		

A

B

C









D

A


B

C

D



Title: <b>DDR3_RAM</b>		
A4	Number: <b>TE0763 82151-B</b>	Rev. <b>02</b>
Date: <b>22.11.2023</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>14</b> of <b>15</b>
Filename: <b>DDR3_RAM.SchDoc</b>		



ClassName: PHY\_All



Title: <b>USB</b>		
A4	Number: <b>TE0763 82151-B</b>	Rev. <b>02</b>
Date: <b>22.11.2023</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>15</b> of <b>15</b>
Filename: <b>USB.SchDoc</b>		