

Module\_4x5  
Module\_4x5.SchDoc



CPLD  
CPLD.SchDoc



PWR0  
PWR0.SchDoc



PCIE\_CONN  
PCIE\_CONN.SchDoc



FTDI  
FTDI.SchDoc



PWR1  
PWR1.SchDoc



FMC  
FMC.SchDoc



SD  
SD.SchDoc



FMC\_PWR  
FMC\_PWR.SchDoc



ETHERNET  
ETHERNET.SchDoc




USB  
USB.SchDoc




FireFly  
FireFly.SchDoc



SFP\_SATA  
SFP\_SATA.SchDoc




PM1




FIDU-DOT - small

PM2




FIDU-DOT - small

PM3




FIDU-DOT - small

PM4




FIDU-DOT - small

PM5



FIDU-DOT - small

PM6



FIDU-DOT - small

Serial1  
Serial  
Serialnumber 6,3 x 6.3mm



LOGO1


TE Logo PRINT Layer

LOGO PRINT


MECH5




3200-479



Screw M2.5x4



Screw M2.5x4



FMC-Bezel



FMC gasket



Screw M2.5x6







Screw M2.5x6


Assembly variant	default
Created by	MR
Modified by	MR
Modified at	2019-09-24
SVN Revision	13359



Title: TEF1002 - MAIN		
A4	Number: TEF1002 default	Rev. 02
Date: 2019-12-10	Copyright: Trenz Electronic GmbH	Page1 of 18
Filename: TEF1002.SchDoc		





			Title: TEF1002 - SD	
			A4	Number: TEF1002 default
Date: 2019-12-10		Copyright: Trenz Electronic GmbH		Page 3 of 18
Filename: SD.SchDoc				


**Not Used!**

Power from PCIe

- 375mA 3.3Vaux\_input\_PcIe
- 2.1A 12V\_input\_PcIe
- 3A 3.3V\_input\_PcIe

Power from 4x5 module






- TP3: DDR\_PWR (Testpoint 0.8mm)  
TE0712: 1.5V  
TE0715: DDR\_PWR (1.35V)  
TE0820: NC



Power to FMC


- 1A 12V TP15 (Testpoint 0.8mm)
- Constant FMC 3.3V 20mA
- M3.3VOUT TP17 (Testpoint 0.8mm)
- 2A FMC\_VADJ TP18 (Testpoint 0.8mm)

Power to SFP




Title: TEF1002 - PWR1		
A4	Number: TEF1002 default	Rev. 02
Date: 2019-12-10	Copyright: Trenz Electronic GmbH	Page4 of 18
Filename: PWR1.SchDoc		








I2C Address: 0bxxx xx00







Title: TEF1002 - FMC		
A4	Number: TEF1002 default	Rev. 02
Date: 2019-12-10	Copyright: Trenz Electronic GmbH	Page6 of 18
Filename: FMC.SchDoc		




VS2 | VS1 | VS0 | Output Voltage

VS2	VS1	VS0	Output Voltage
0	0	0	3.3V
0	0	1	2.5V
0	1	0	1.8V
0	1	1	1.5V
1	0	0	1.25V
1	0	1	1.2V
1	1	0	0.8V

Set default to 1.8V



Title: TEF1002 - FMC_PWR		
A4	Number: TEF1002 default	Rev. 02
Date: 2019-12-10	Copyright: Trenz Electronic GmbH	Page 7 of 18
Filename: FMC_PWR.SchDoc		






Title: TEF1002 - PWR0		
A4	Number: TEF1002 default	Rev. 02
Date: 2019-12-10	Copyright: Trenz Electronic GmbH	Page9 of 18
Filename: PWR0.SchDoc		



FPGA  
FPGA.SchDoc

FPGA\_MISC  
FPGA\_MISC.SchDoc



VS2 | VS1 | VS0 | Output Voltage

0	0	0	3.3V
0	0	1	2.5V
0	1	0	1.8V
0	1	1	1.5V
1	0	0	1.25V
1	0	1	1.2V
1	1	0	0.8V




JTAG access with standard CPLD Firmware

JTAGEN	M_JTAGEN	FMC_JTAG	Device	Port
ON	X	X	CPLD MAX 10	J5
OFF	ON	OFF	4x5 SoM CPLD	J10
OFF	OFF	OFF	4x5 SoM	J10
OFF	X	ON	FMC	J10





Title: TEF1002 - CPLD		
A4	Number: TEF1002 default	Rev. 02
Date: 2019-12-10	Copyright: Trenz Electronic GmbH	Page 10 of 18
Filename: CPLD.SchDoc		

ADDR: 0b101 0001 / 0b101 0000



if OC\_VSATA "LOW" -> disable by CPLD until board reset



Title: TEF1002 - SFP,SATA		
A4	Number: TEF1002 default	Rev. 02
Date: 2019-12-10	Copyright: Trenz Electronic GmbH	Page 11 of 18
Filename: SFP_SATA.SchDoc		

1

2

3

4

A

A

B


B

C

C


D

D



MISC1  
 Diligent Serialnumber  
 Diligent\_SN

(TX FT2232 to 4x5 Module)  
 (RX FT2232 from 4x5 Module)




Title: TEF1002 - FTDI		
A4	Number: TEF1002 default	Rev. 02
Date: 2019-12-10	Copyright: Trenz Electronic GmbH	Page 12 of 18
Filename: FTDI.SchDoc		

1


2

3


4






Title: TEF1002 - FPGA		
A4	Number: TEF1002 default	Rev. 02
Date: 2019-12-10	Copyright: 2018 Trenz Electronic GmbH	Page13 of 18
Filename: FPGA.SchDoc		




TE0712 no MDI 2/3 but B13 I/Os



Title: TEF1002 - Ethernet		
A4	Number: TEF1002 default	Rev. 02
Date: 2019-12-10	Copyright: Trenz Electronic GmbH	Page13 of 18
Filename: ETHERNET.SchDoc		



		Title: TEF1002 - FPGA MISC	
		A4	Number: TEF1002 default
Date: 2019-12-10		Copyright: 2018 Trenz Electronic GmbH	
Page 14		of 18	
Filename: FPGA_MISC.SchDoc			



1

2

3

4

A

A

B





B

C

C

D

D



Title: TEF1002 - FireFly		
A4	Number: TEF1002 default	Rev. 02
Date: 2019-12-10	Copyright: Trenz Electronic GmbH	Page 16 of 18
Filename: FireFly.SchDoc		


1

2

3

4





Title: TEF1002 - Power Overview		
A4	Number: TEF1002 default	Rev. 02
Date: 2019-12-10	Copyright: Trenz Electronic GmbH	Page 17 of 18
Filename: Power_Overview.SchDoc		


REV01: Initial Revision

REV02:

Replace SD-Card socket by a push/pull version, Added card detect on CPLD. Added series resistors.  
 Replaced PJTAG header J19 by 2x3 pin header and removed 0Ohm series resistors.  
 Added pulldown on M3.3OUT R76 and FMC\_FAN\_EN R75  
 Replaced J6 with 3pin header (GND, PSBATT, GND)  
 Changed GTR lanes SATA<->PCIe (compability for TE0820)  
 Removed TP 22 23 24, and replaced J5 by header for TEI0004  
 J5 JTAG directly connected to CPLD. FTDI JTAG moved to other pins.  
 Inverted dips for JTAGEN and M\_JTAG  
 Moved FMC and SFP  
 Moved FMC\_JTAG and USR dip switches to other Bank  
 Changed USB power switch  
 Added SATA power switch with enable and overcurrent on CPLD for 7pin power configuration  
 Reworked 5V0 and 3V3IN power supply  
 Added optional R and C for slew rate adjustment of powerswitches Q1, Q3, Q4  
 (04.05.2022)  
 Set S/N track-it pad not fitted (EOL)

REV02a

VY: SFP Cage dessignator J17 changed to MP1  
 VY: J5 Parameter Mixed changed from Hand to SMT

	Title: TEF1002 - Revision Changes		
	A4	Number: TEF1002 default	Rev. 02
	Date: 2019-12-10	Copyright: Trenz Electronic GmbH	Page 18 of 18
	Filename: Revision_Changes.SchDoc		