



Regarding the usage of our schematics and alike documentation for Trenz module .

Project is protected under copyright and we strongly and strictly prohibit the reverse engineering or recreation, even if the design is just adapted or modified. TE0600 is protected under such right and in case of plagiarism we will have to do anything necessary in order to protect our assets.

Schematics and other handouts serve for informational purposes only!

trenz electronic	Title: TE0600 - Legal Notices		
	A4	Number: TE0600 52I11-M	Rev. 04
	Date: 01-Sep-23	Copyright: Trenz Electronic GmbH	Page 1 of 13
	Filename: Legal_Notices.SchDoc		

REV	Description	
-01	Initial revision	
-03	1) added NetTie (board revision 03) 2) optimized placement and routing pwr DCDC 3) added tespoints 4) changed OSC U9 (AN25008, SiT8008AI-73-XXS-25.000000E) 5) update Razorbeam Connectors, full update lib 6) added serial number (tracebility pad) 7) added thermal vias to mounting holes 8) changed SPI flash (AN26012,W25Q128FVEIG 3V 128MBit Serial Flash) 9) changed DDR3 (AN27202, AN27039) 10) U13 (DS2432P+) is not populated	
-04	1) Leds D1 , D5 were changed to SML-P11MTT86 2) R83 was added. R29 was changed from 2.2k to 100 3) D3 was changed from single BAT54VV,115 to pair BAT54A,215 4) U2 was changed from EN6347QI to MPM3860GQW-Z 5) U3 was changed from EP53F8QI to MPM3834CGPA 6) Stacked vias were removed 7) Net BR0 was connected to GND 8) B2B signal groups information was added 9) Field filename was renamed for all schematic pages 10) Legal Notices page was added 11) System overview and power-on sequencing were added for TE0600.SchDoc page 12) Testpoints TP11 - TP14 , TP23 - TP28 were added 13) R56, R57, R58 were changed from 2k2 to 2k4 14) U12 was fitted for all module assembly variants 15) R36 was changed from 120R to 240R, R84 and T1 were added 16) U4 and U14 were changed from LP3878SD-ADJ to TPS74601PBDRVT	MT

trenz electronic

Title: TE0600 - Changes list		
A4	Number: GigaBee FPGA Module 52I11-M	Rev. 04
Date: 25-Jan-24	Copyright: Trenz Electronic GmbH	Page 2 of 13
Filename: Revision_Changes.SchDoc		





Top of Board



Top side testpoints:

1.5V	TP11	Testpoint 0.8mm
3.3V	TP12	Testpoint 0.8mm
2.5V	TP13	Testpoint 0.8mm
VCCAUX	TP14	Testpoint 0.8mm
GND	TP23	Testpoint 0.8mm
VCCIO0	TP24	Testpoint 0.8mm
VREF1	TP25	Testpoint 0.8mm
VREF2	TP26	Testpoint 0.8mm
MAC_DATA	TP27	Testpoint 0.8mm
CLK_P	TP28	Testpoint 0.8mm

Bottom side testpoints:

1.5V	TP1	Testpoint 0.8mm
3.3V	TP2	Testpoint 0.8mm
2.5V	TP3	Testpoint 0.8mm
VCCAUX	TP4	Testpoint 0.8mm
1.2V	TP5	Testpoint 0.8mm
GND	TP6	Testpoint 0.8mm
VCCIO0	TP7	Testpoint 0.8mm
VREF1	TP8	Testpoint 0.8mm
VREF2	TP9	Testpoint 0.8mm
MAC_DATA	TP10	Testpoint 0.8mm
CLK_P	TP16	Testpoint 0.8mm
PHY_CLK	TP17	Testpoint 0.8mm
GND	TP18	Testpoint 0.8mm
GND	TP19	Testpoint 0.8mm
GND	TP20	Testpoint 0.8mm
GND	TP21	Testpoint 0.8mm
PROG_B	TP22	Testpoint 0.8mm

Power-on sequencing



System Overview



CE

CE Logo on Top Overlay

CE-TOPOVERLAY

RoHS

RoHS Logo on Top Overlay

RoHS-TOPOVERLAY

WEEE

WEEE Logo on Top Overlay

WEEE-TOPOVERLAY

Serial

Serial

Serialnumber 6,3 x 6.3mm

Supported Voltage Ranges:

Power Rail	Direction	Range	Tolerance	Description	Note
3.3V	IN	3.3V	+/-5%	Micromodule Power	-
VCCIO0	IN	1.1 - 3.45V	+/-5%	IO Bank0	-
1.2V	OUT	1.2V	+/-3%	Power for Carrier	-
1.5V	OUT	1.5V	+/-3%	Power for Carrier	-
2.5V	OUT	2.5V	+/-3%	Power for Carrier	-
VCCAUX	OUT	2.5V	+/-3%	Power for Carrier	-

Special notes:

trenz electronic

Title: TE0600

A4 | Number: GigaBee FPGA Module 52I11-M | Rev. 04

Date: 04-Dec-23 | Copyright: Trenz Electronic GmbH / TT | Page 3 of 13

Filename: TE0600.SchDoc

B2: 45 Pins: 21 Differential; 3.3V Fixed VCCIO
ETHERNET PHY 10/100/1G

B0: 45 Pins: 22 Differential; variable VCCIO
B1: 13 Pins: 6 Differential; 1.5V Fixed
B3: 6 Pins: 3 Differential; 1.5V Fixed
JTAG: 3.3V Level



VCCIO0	1.1..3.45V
Group 1	0..3.3V
Group 3	0..VCCIO0
Group 4	0..VCCIO0
Group 5	
Group 7	ETHERNET
Special	
	PWR_in
	PWR_out

trenz electronic

Title: TE0600 - B2B Connectors		
A4	Number: GigaBee FPGA Module 52I11-M	Rev. 04
Date: 29-Nov-23	Copyright: Trenz Electronic GmbH / TT	Page 4 of 13
Filename: B2B.SchDoc		



Title: TE0600 - FPGA BANK0			
A4	Number: GigaBee FPGA Module 52I11-M		Rev. 04
Date: 30-Nov-23	Copyright: Trenz Electronic GmbH / TT		Page 5 of 13
Filename: BANK0.SchDoc			


U5B
BANK1
XC6SLX45-2FGG484I
1.5V
C94 100µF 6.3V X5R
C95 10µF 16V X5R
C96 10µF 16V X5R
C97 2.2µF 6.3V X5R
C98 2.2µF 6.3V X5R
GND
VCCO_1
IO_L40P_GCLK11_M1A5_1
IO_L40N_GCLK10_M1A6_1
IO_L41P_GCLK9_IRDY1_M1RASN_1
IO_L41N_GCLK8_M1CASN_1
IO_L42P_GCLK7_M1UDM_1
IO_L42N_GCLK6_TRDY1_M1LDM_1
IO_L43P_GCLK5_M1DQ4_1
IO_L43N_GCLK4_M1DQ5_1
IO_L44P_A3_M1DQ6_1
IO_L44N_A2_M1DQ7_1
IO_L45P_A1_M1LDQS_1
IO_L45N_A0_M1LDQSN_1
IO_L46P_FCS_B_M1DQ2_1
IO_L46N_FOE_B_M1DQ3_1
IO_L47P_FWE_B_M1DQ0_1
IO_L47N_LDC_M1DQ1_1
IO_L48P_HDC_M1DQ8_1
IO_L48N_M1DQ9_1
IO_L49P_M1DQ10_1
IO_L49N_M1DQ11_1
IO_L50P_M1UDQS_1
IO_L50N_M1UDQSN_1
IO_L51P_M1DQ12_1
IO_L51N_M1DQ13_1
IO_L52P_M1DQ14_1
IO_L52N_M1DQ15_1
IO_L53P_1
IO_L53N_VREF_1
IO_L58P_1/NC
IO_L58N_1/NC
IO_L59P_1
IO_L59N_1
IO_L60P_1
IO_L60N_1
IO_L61P_1
IO_L61N_1
IO_L70P_1/NC
IO_L70N_1/NC
IO_L71P_1/NC
IO_L71N_1/NC
IO_L72P_1/NC
IO_L72N_1/NC
IO_L73P_1/NC
IO_L73N_1/NC
IO_L74P_AWAKE_1
IO_L74N_DOUT_BUSY_1
IO_L1P_A25_1
IO_L1N_A24_VREF_1
IO_L9P_1/NC
IO_L9N_1/NC
IO_L10P_1/NC
IO_L10N_1/NC
IO_L19P_1
IO_L19N_1
IO_L20P_1
IO_L20N_1
IO_L21P_1/NC
IO_L21N_1/NC
IO_L28P_1/NC
IO_L28N_VREF_1/NC
IO_L29P_A23_M1A13_1
IO_L29N_A22_M1A14_1
IO_L30P_A21_M1RESET_1
IO_L30N_A20_M1A11_1
IO_L31P_A19_M1CKE_1
IO_L31N_A18_M1A12_1
IO_L32P_A17_M1A8_1
IO_L32N_A16_M1A9_1
IO_L33P_A15_M1A10_1
IO_L33N_A14_M1A4_1
IO_L34P_A13_M1WE_1
IO_L34N_A12_M1BA2_1
IO_L35P_A11_M1A7_1
IO_L35N_A10_M1A2_1
IO_L36P_A9_M1BA0_1
IO_L36N_A8_M1BA1_1
IO_L37P_A7_M1A0_1
IO_L37N_A6_M1A1_1
IO_L38P_A5_M1CLK_1
IO_L38N_A4_M1CLKN_1
IO_L39P_M1A3_1
IO_L39N_M1ODT_1
NC 25
MCB1_ZIO
VREF1
B2B_B1_L9_P
B2B_B1_L9_N
B2B_B1_L10_P
B2B_B1_L10_N
B2B_B1_L19_P
B2B_B1_L19_N
B2B_B1_L20_P
B2B_B1_L20_N
B2B_B1_L21_P
B2B_B1_L21_N
/REPROG
MCB1_DRAM_A13
MCB1_DRAM_A14
MCB1_DRAM_RESET
MCB1_DRAM_A11
MCB1_DRAM_CKE
MCB1_DRAM_A12
MCB1_DRAM_A8
MCB1_DRAM_A9
MCB1_DRAM_A10
MCB1_DRAM_A4
MCB1_DRAM_WE
MCB1_DRAM_BA2
MCB1_DRAM_A7
MCB1_DRAM_A2
MCB1_DRAM_BA0
MCB1_DRAM_BA1
MCB1_DRAM_A0
MCB1_DRAM_A1
MCB1_DRAM_CK_P
MCB1_DRAM_CK_N
MCB1_DRAM_A3
MCB1_DRAM_ODT
R31D 5% 33R MCB1R_DRAM_A13
R31B 5% 33R MCB1R_DRAM_A14
R31C 5% 33R MCB1R_DRAM_A11
R33B 5% 33R MCB1R_DRAM_CKE
R33A 5% 33R MCB1R_DRAM_A12
R33D 5% 33R MCB1R_DRAM_A8
R33C 5% 33R MCB1R_DRAM_A9
R35D 5% 33R MCB1R_DRAM_A10
R31A 5% 33R MCB1R_DRAM_A4
R35B 5% 33R MCB1R_DRAM_WE
R35C 5% 33R MCB1R_DRAM_BA2
R30D 5% 33R MCB1R_DRAM_A7
R30C 5% 33R MCB1R_DRAM_A2
R35A 5% 33R MCB1R_DRAM_BA0
R37B 5% 33R MCB1R_DRAM_BA1
R30B 5% 33R MCB1R_DRAM_A0
R30A 5% 33R MCB1R_DRAM_A1
R34D 5% 33R MCB1R_DRAM_A3
R34C 5% 33R MCB1R_DRAM_ODT
R_Ram
S60-15
MCB1R_DRAM_A5
MCB1R_DRAM_A6
MCB1R_DRAM_/RAS
MCB1R_DRAM_/CAS
R37D 33R 5% MCB1_DRAM_A5
R37C 33R 5% MCB1_DRAM_A6
R34B 33R 5% MCB1_DRAM_/RAS
R34A 33R 5% MCB1_DRAM_/CAS
MCB1_DRAM_UDM
MCB1_DRAM_DM
MCB1_DRAM_DQ4
MCB1_DRAM_DQ5
MCB1_DRAM_DQ6
MCB1_DRAM_DQ7
MCB1_DRAM_DQS_P
MCB1_DRAM_DQS_N
MCB1_DRAM_DQ2
MCB1_DRAM_DQ3
MCB1_DRAM_DQ0
MCB1_DRAM_DQ1
MCB1_DRAM_DQ8
MCB1_DRAM_DQ9
MCB1_DRAM_DQ10
MCB1_DRAM_DQ11
MCB1_DRAM_UDQ_P
MCB1_DRAM_UDQ_N
MCB1_DRAM_DQ12
MCB1_DRAM_DQ13
MCB1_DRAM_DQ14
MCB1_DRAM_DQ15
MCB1_RZQ
R37A 33R 5%
R32 120R 1%
B2B_B1_L59
B2B_B1_L61_P
B2B_B1_L61_N
AV0
AV1
AV2
AV3
BR0
BR1
BR2
BR3
AWAKE
REV04
D1
LED Green 19-213/G6C-BM1N2/DT
R36 240R 1%
3.3V
T1
BSH103BK
R84 4K7 1%
MCB1_DRAM_A[0..14]
MCB1_DRAM_BA[0..2]
MCB1_DRAM_DQ[0..15]
MCB1
Clear_10mil
MatchLendht150Mil
MatchLendht300Mil
C99 100nF 25V X5R
C100 100nF 25V X5R
C101 100nF 25V X5R
trenz electronic
Title: TE0600 - FPGA BANK1 DDR
A4
Number: GigaBee FPGA Module 52I11-M
Rev. 04
Date: 30-Nov-23
Copyright: Trenz Electronic GmbH / TT
Page 6 of 13
Filename: BANK1_DDR.SchDoc



trenz electronic	Title: TE0600 - FPGA BANK2		
A4	Number: GigaBee FPGA Module 52I11-M		Rev. 04
Date: 30-Nov-23	Copyright: Trenz Electronic GmbH / TT		Page 7 of 13
Filename: BANK2.SchDoc			


Route all single ended with 60 OHm
U5D
BANK3
1.5V
S60-15
XC6SLX45-2FGG484I
C102 100µF 6.3V X5R
C103 10µF 16V X5R
C104 10µF 16V X5R
C105 2.2µF 6.3V X5R
C106 2.2µF 6.3V X5R
C107 100nF 25V X5R
C108 100nF 25V X5R
C109 100nF 25V X5R
R75A 5% 33R
R75D 5% 33R MCB3_DRAM_/RAS
R75C 5% 33R MCB3_DRAM_/CAS
R39A 5% 33R MCB3_DRAM_A5
R39B 5% 33R MCB3_DRAM_A6
R75B 5% 33R MCB3_DRAM_A3
R39C 5% 33R MCB3_DRAM_ODT
MCB3_DRAM_CK_P
MCB3_DRAM_CK_N
R39D 5% 33R MCB3_DRAM_A0
R40A 5% 33R MCB3_DRAM_A1
R40D 5% 33R MCB3_DRAM_BA0
R40C 5% 33R MCB3_DRAM_BA1
R38B 5% 33R MCB3_DRAM_A7
R40B 5% 33R MCB3_DRAM_A2
R41B 5% 33R MCB3_DRAM_WE
R41A 5% 33R MCB3_DRAM_BA2
R38A 5% 33R MCB3_DRAM_A10
R41D 5% 33R MCB3_DRAM_A4
R42D 5% 33R MCB3_DRAM_A8
R41C 5% 33R MCB3_DRAM_A9
R42B 5% 33R MCB3_DRAM_CKE
R42A 5% 33R MCB3_DRAM_A12
MCB3_DRAM_RESET
R42C 5% 33R MCB3_DRAM_A11
R38D 5% 33R MCB3_DRAM_A13
R38C 5% 33R MCB3_DRAM_A14
MCB3_RZQ
R43 120R 1%
MCB3_ZIO
VREF2
B2B_B3_L9_P
B2B_B3_L9_N
B2B_B3_L59_P
B2B_B3_L59_N
B2B_B3_L60_P
B2B_B3_L60_N
/PFO
MCB3_DRAM_DQ14
MCB3_DRAM_DQ15
MCB3_DRAM_DQ12
MCB3_DRAM_DQ13
MCB3_DRAM_UDQ_P
MCB3_DRAM_UDQ_N
MCB3_DRAM_DQ10
MCB3_DRAM_DQ11
MCB3_DRAM_DQ8
MCB3_DRAM_DQ9
MCB3_DRAM_DQ0
MCB3_DRAM_DQ1
MCB3_DRAM_DQ2
MCB3_DRAM_DQ3
NC 25
MCB3_DRAM_A[0..15]
MCB3_DRAM_BA[0..2]
MCB3_DRAM_DQ[0..15]
MCB3_DRAM_UDM
MCB3_DRAM_DM
MCB3_DRAM_DQS_P
MCB3_DRAM_DQS_N
MCB3_DRAM_UDQ_P
MCB3_DRAM_UDQ_N
MCB3_DRAM_CK_P
MCB3_DRAM_CK_N
MCB3_DRAM_ODT
MCB3_DRAM_CKE
MCB3_DRAM_WE
Clear_10mil
MCB3
MatchLendht150Mil
MatchLendht300Mil
Title: TE0600 - FPGA BANK3 DDR
A4
Number: GigaBee FPGA Module 52I11-M
Rev. 04
Date: 30-Nov-23
Copyright: Trenz Electronic GmbH / TT
Page 8 of 13
Filename: BANK3_DDR.SchDoc










```
AV0 = 0 -> commercial    AV0 = 1 -> Industrial
AV1 = 0 -> speedgrade 2  AV1 = 1 -> speedgrade 3
AV2 = 0 -> 2 x 128 MByte AV2 = 1 -> 2 x 512 MByte
AV3 = Open -> Customized variants
```

```
BR3 BR2 BR1 BR0
---------------------------------------
  1   1   1   1 | -01 Initial revision
  1   1   1   0 | -02
  1   1   0   1 | -03
  1   1   0   0 | -04
```

Assembly Variants



Board Revisions



Enable pullups in FPGA

trenz electronic

Title: TE0600 - FPGA CFG		
A4	Number: GigaBee FPGA Module 52I11-M	Rev. 04
Date: 29-Nov-23	Copyright: Trenz Electronic GmbH / TT	Page 9 of 13
Filename: FPGA_CFG.SchDoc		



trenz electronic	Title: TE0600 - FPGA_PWR		
A4	Number: GigaBee FPGA Module 52I11-M		Rev. 04
Date: 30-Nov-23	Copyright: Trenz Electronic GmbH / TT		Page 10 of 13
Filename: FPGA_PWR.SchDoc			


U6B
U7B
U6A
U7A
NT5CC64M16GP-DII
1.5V
VREF1
VREF2
GND
R13 4K7 1%
R14 4K7 1%
R15 4K7 1%
R16 4K7 1%
R17 100R 1%
R18 100R 1%
R19 4K7 1%
R20 4K7 1%
R21 240R 1%
R22 100R 1%
R23 100R 1%
R24 1K 1%
R25 1K 1%
R26 1K 1%
R27 1K 1%
R28 240R 1%
MCB1_DRAM_ODT
MCB1_DRAM_CK_P
MCB1_DRAM_CK_N
MCB1_DRAM_CKE
MCB1_DRAM_RESET
MCB1_DRAM_DM
MCB1_DRAM_UDM
MCB1_DRAM_DQ0
MCB1_DRAM_UDQ_P
MCB1_DRAM_UDQ_N
MCB1_DRAM_DQS_P
MCB1_DRAM_DQS_N
MCB3_DRAM_ODT
MCB3_DRAM_CK_P
MCB3_DRAM_CK_N
MCB3_DRAM_CKE
MCB3_DRAM_RESET
MCB3_DRAM_DM
MCB3_DRAM_UDM
MCB3_DRAM_DQ0
MCB3_DRAM_UDQ_P
MCB3_DRAM_UDQ_N
MCB3_DRAM_DQS_P
MCB3_DRAM_DQS_N
S60-15
Place directly at the clock pins
Bulk for 1. memory bank
Bulk for 2. memory bank
L4 2A MPZ1608S221A
L5 2A MPZ1608S221A
D100-15
Title: TE600 - DDR3 RAM
A4
Number: GigaBee FPGA Module 52I11-M
Rev. 04
Date: 01-Dec-23
Copyright: Trenz Electronic GmbH / TT
Page 11 of 13
Filename: DDR3.SchDoc


PHY_AVDD
2.5V
1.2V
U8I
88E1111-B2-NDC2I000
U8A
PHY_MDI0_P
PHY_MDI0_N
PHY_MDI1_P
PHY_MDI1_N
PHY_MDI2_P
PHY_MDI2_N
PHY_MDI3_P
PHY_MDI3_N
D100-25
Matched Net length
PHY_Other
U8E
PHY_L10
PHY_L100
PHY_L1000
PHY_DUP
PHY_LED_TX
PHY_LED_RX
PHY
U8B
S50-25
PHY_GTXCLK
PHY_TXCLK
PHY_RXCLK
PHY_TXD0
PHY_TXD1
PHY_TXD2
PHY_TXD3
PHY_TXD4
PHY_TXD5
PHY_TXD6
PHY_TXD7
PHY_TXEN
PHY_TXER
PHY_RXD0
PHY_RXD1
PHY_RXD2
PHY_RXD3
PHY_RXD4
PHY_RXD5
PHY_RXD6
PHY_RXD7
PHY_RXDV
PHY_RXER
PHY_CRS
PHY_COL
U8D
PHY_MDC
PHY_MDIO
PHY_INT
U8C
U8H
U8F
U8G
PHY_125
PHY_L10
PHY_LED_RX
PHY_CLK
PHY_RESET
Phy Adress 00111
Advertise Pause
Auto Neg, advertise all caps, prefer slave
Auto crossover, 125clk enabled
GMII to copper, Fiber autodetect disabled
Sleep mode disabled
MDC/MDIO, Active Low interrupt, 50 Ohm SERDES
3.3V
U9
SiT8008BI-73-XXS-25.000000E
S50
PHY_CLK
Title: TE0600 - ETHERNET PHY
A4
Number: GigaBee FPGA Module 52I11-M
Rev. 04
Date: 31-Oct-23
Copyright: Trenz Electronic GmbH / TT
Page 12 of 13
Filename: ETHERNET.SchDoc
trenz electronic











trenz electronic

Title: TE0600 - POWER			
A4	Number: GigaBee FPGA Module 52I11-M		Rev. 04
Date: 05-Dec-23	Copyright: Trenz Electronic GmbH / TT		Page 13 of 13
Filename: POWER.SchDoc			