



TE0710 Test Board

Revision v.5

Exported on 2022-02-04

Online version of this document:

<https://wiki.trenz-electronic.de/display/PD/TE0710+Test+Board>

1 Table of Contents

1	Table of Contents	2
2	Table of Figures	4
3	Table of Tables	5
4	Overview	7
4.1	Key Features	7
4.2	Revision History	7
4.3	Release Notes and Know Issues	7
4.4	Requirements	8
4.4.1	Software	8
4.4.2	Hardware	8
4.5	Content	9
4.5.1	Design Sources	9
4.5.2	Additional Sources	9
4.5.3	Prebuilt	10
4.5.4	Download	10
5	Design Flow	12
6	Launch	14
6.1	Programming	14
6.1.1	Get prebuilt boot binaries	14
6.1.2	QSPI	14
6.1.3	SD	14
6.1.4	JTAG	14
6.2	Usage	14
6.2.1	Linux	15
6.2.2	Vivado HW Manager:	15
7	System Design - Vivado	16
7.1	Block Design	16
7.2	Constrains	16
7.2.1	Basic module constrains	16
7.2.2	Design specific constrain	17
8	Software Design - Vitis	18
8.1	Application	18
8.1.1	srec_spi_bootloader	18
8.1.2	xilisf_v5_14	18
8.1.3	u-boot	18
9	Software Design - PetaLinux	19
9.1	Config	19
9.2	U-Boot	19
9.3	Device Tree	19
9.4	Kernel	20

9.5	Rootfs.....	20
9.6	Applications.....	20
10	Additional Software	21
11	Appx. A: Change History and Legal Notices	22
11.1	Document Change History.....	22
11.2	Legal Notices	22
11.3	Data Privacy.....	22
11.4	Document Warranty	22
11.5	Limitation of Liability	22
11.6	Copyright Notice	23
11.7	Technology Licenses.....	23
11.8	Environmental Protection	23
11.9	REACH, RoHS and WEEE	23

2 Table of Figures

Figure 1: Vivado Hardware Manager15

Figure 2: Block Design PCB REV0216

3 Table of Tables

Table 1: Design Revision History7

Table 2: Known Issues.....7

Table 3: Software8

Table 4: Hardware Modules.....8

Table 5: Hardware Carrier.....8

Table 6: Additional Hardware.....9

Table 7: Design sources9

Table 8: Additional design sources10

Table 9: Prebuilt files (only on ZIP with prebuilt content)10

Table 10: Document change history.22

4 Overview

Microblaze Design with linux example.

Refer to <http://trenz.org/te0710-info> for the current online version of this manual and other available documentation.

4.1 Key Features

- Vitis/Vivado 2019.2
- PetaLinux
- MicroBlaze
- SREC
- Flash
- MIG
- ETH (ETH1)
- LED

4.2 Revision History

Date	Vivado	Project Built	Authors	Description
2020-04-21	2019.2	TE0710-test_board-vivado_2019.2-build_10_20200421063949.zip TE0710-test_board_noprebuilt-vivado_2019.2-build_10_20200421064005.zip	John Hartfiel	<ul style="list-style-type: none"> • 2019.2 update
2018-03-29	2017.4	te0710-test_board-vivado_2017.4-build_07_20180329130739.zip te0710-test_board_noprebuilt-vivado_2017.4-build_07_20180329130757.zip	John Hartfiel	<ul style="list-style-type: none"> • initial release

Table 1: Design Revision History

4.3 Release Notes and Know Issues

Issues	Description	Workaround	To be fixed version
--	--	--	--

Table 2: Known Issues

4.4 Requirements

4.4.1 Software

Software	Version	Note
Vitis	2019.2	<ul style="list-style-type: none"> needed Vivado is included into Vitis installation
PetaLinux	2019.2	<ul style="list-style-type: none"> needed

Table 3: Software

4.4.2 Hardware

Basic description of TE Board Part Files is available on [TE Board Part Files](#).¹

Complete List is available on <design name>/board_files/*_board_files.csv

Design supports following modules:

Module Model	Board Part Short Name	PCB Revision Support	DDR	QSPI Flash	EMMC	Others	Notes
TE0710-02-35-2CF	35_2cf_512mb	REV02	512MB	32MB	NA	NA	less IOs
TE0710-02-35-2IF	35_2if_512mb	REV02	512MB	32MB	NA	NA	less IOs
TE0710-02-100-2CF	100_2cf_512mb	REV02	512MB	32MB	NA	NA	NA
TE0710-02-100-2IF	100_2if_512mb	REV02	512MB	32MB	NA	NA	NA

Table 4: Hardware Modules

Design supports following carriers:

Carrier Model	Notes
TE0701	
TE0703	used as reference carrier

¹ <https://wiki.trenz-electronic.de/display/PD/TE+Board+Part+Files>

Carrier Model	Notes
TE0705	
TE0706	
TEBA0841	

Table 5: Hardware Carrier

Additional HW Requirements:

Additional Hardware	Notes
USB Cable for JTAG/UART	Check Carrier Board and Programmer for correct typ
XMOD Programmer	Carrier Board dependent, only if carrier has no own FTDI

Table 6: Additional Hardware

4.5 Content

For general structure and of the reference design, see [Project Delivery - Xilinx devices](#)²

4.5.1 Design Sources

Type	Location	Notes
Vivado	<design name>/ block_design <design name>/ constraints <design name>/ip_lib	Vivado Project will be generated by TE Scripts
SDK/ HSI	<design name>/ sw_lib	Additional Software Template for Vitis and apps_list.csv with settings automatically for Vitis app generation
PetaLinux	<design name>/os/ petalinux	PetaLinux template with current configuration

Table 7: Design sources

4.5.2 Additional Sources

² <https://wiki.trenz-electronic.de/display/PD/Project+Delivery+-+Xilinx+devices>

Type	Location	Notes
--	--	--

Table 8: Additional design sources

4.5.3 Prebuilt

File	File-Extension	Description
BIT-File	*.bit	FPGA (PL Part) Configuration File
DebugProbes-File	*.ltx	Definition File for Vivado/Vivado Labtools Debugging Interface
Diverse Reports	---	Report files in different formats
Hardware-Platform-Specification-Files	*.xsa	Exported Vivado Hardware Specification for Vitis and PetaLinux
LabTools Project-File	*.lpr	Vivado Labtools Project File
MCS-File	*.mcs	Flash Configuration File with Boot-Image (MicroBlaze or FPGA part only)
MMI-File	*.mmi	File with BRAM-Location to generate MCS or BIT-File with *.elf content (MicroBlaze only)
OS-Image	*.ub	Image with Linux Kernel (On Petalinux optional with Devicetree and RAM-Disk)
Software-Application-File	*.elf	Software Application for Zynq or MicroBlaze Processor Systems
SREC-File	*.srec	Converted Software Application for MicroBlaze Processor Systems

Table 9: Prebuilt files (only on ZIP with prebuilt content)

4.5.4 Download

Reference Design is only usable with the specified Vivado/SDK/PetaLinux/SDx version. Do never use different Versions of Xilinx Software for the same Project.

Reference Design is available on:

- [TE0710 "Test Board" Reference Design³](#)

³ https://shop.trenz-electronic.de/Download/?path=Trenz_Electronic/Modules_and_Module_Carriers/4x5/TE0710/Reference_Design/2019.2/test_board

5 Design Flow

! Reference Design is available with and without prebuilt files. It's recommended to use TE prebuilt files for first lunch.

Trenz Electronic provides a tcl based built environment based on Xilinx Design Flow.


See also: [Xilinx Development Tools](#)⁴

- [Xilinx Development Tools](#)⁵
- [Vivado Projects - TE Reference Design](#)⁶
- [Project Delivery](#).⁷

The Trenz Electronic FPGA Reference Designs are TCL-script based project. Command files for execution will be generated with "_create_win_setup.cmd" on Windows OS and "_create_linux_setup.sh" on Linux OS.

TE Scripts are only needed to generate the vivado project, all other additional steps are optional and can also be executed by Xilinx Vivado/SDK GUI. For currently Scripts limitations on Win and Linux OS see: [Project Delivery Currently limitations of functionality](#)⁸

1. _create_win_setup.cmd/_create_linux_setup.sh and follow instructions on shell:



```

C:\WINDOWS\system32\cmd.exe
B:\Design\cores\2017.4\design\TE0710\test_board>setlocal
-----Set design paths-----
-- Run Design with: _create_win_setup
-- Use Design Path: B:\Design\cores\2017.4\design\TE0710\test_board\
-----TE Reference Design-----
-- (c) Go to CMD-File Generation (Manual setup)
-- (d) Go to Documentation (Web Documentation)
-- (x) Exit Batch (nothing is done!)
-- (0) Create minimum setup of CMD-Files and exit Batch
-- (1) Create maximum setup of CMD-Files and exit Batch
--
Select (ex.: '0' for min setup):
  
```

2. Press 0 and enter to start "Module Selection Guide"
3. (optional Win OS) Generate Virtual Drive or use short directory for the reference design (for example x: \<design name>)
4. Create Project (follow instruction of the product selection guide), settings file will be configured automatically during this process
 - a. optional for manual changes) Select correct device and Xilinx install path on "design_basic_settings.cmd" and create Vivado project with "vivado_create_project_gui mode.cmd"

Note: Select correct one, see [TE Board Part Files](#)⁹
5. Create XSA and export to prebuilt folder
 - a. Run on Vivado TCL: TE::hw_build_design -export_prebuilt

Note: Script generate design and export files into \prebuilt\hardware\<short dir>. Use GUI is the same, except file export to prebuilt folder
6. Create Linux (uboot.elf and image.ub) with exported XSA

⁴ <https://wiki.trenz-electronic.de/display/PD/Xilinx+Development+Tools#XilinxDevelopmentTools-XilinxSoftware-BasicUserGuides>

⁵ <https://wiki.trenz-electronic.de/display/PD/Xilinx+Development+Tools#XilinxDevelopmentTools-XilinxSoftware-BasicUserGuides>

⁶ <https://wiki.trenz-electronic.de/display/PD/Vivado+Projects+-+TE+Reference+Design>

⁷ <https://wiki.trenz-electronic.de/display/PD/Project+Delivery+-+Xilinx+devices>

⁸ <https://wiki.trenz-electronic.de/display/PD/Project+Delivery+-+Xilinx+devices#ProjectDeliveryXilinxdevices-Currentlylimitationsoffunctionality>

⁹ <https://wiki.trenz-electronic.de/display/PD/TE+Board+Part+Files>


- a. XSA is exported to "prebuilt\hardware\<short name>"
Note: HW Export from Vivado GUI create another path as default workspace.
Create Linux images on VM, see [PetaLinux KICKstart](#)¹⁰
 - i. Use TE Template from /os/petalinux
Important Note: Select correct Flash partition offset on petalinux-config: Subsystem Auto HW Settings → Flash Settings, FPGA+Boot+bootenv=0x900000 (increase automatically generate Boot partition), increase image size to A:, see [TE0710 Test Board#Config](#)(see page 19)
7. Add Linux files (uboot.elf and image.ub) to prebuilt folder
 - a. "prebuilt\os\petalinux\<ddr size>" or "prebuilt\os\petalinux\<short name>"
Notes: Scripts select "prebuilt\os\petalinux\<short name>", if exist, otherwise "prebuilt\os\petalinux\<DDR size>" of the selected device
8. Generate Programming Files with Vitis
 - a. Run on Vivado TCL: TE::sw_run_vitis -all
Note: Depending of PC performance this can take several minutes. Scripts generate applications and bootable files, which are defined in "sw_lib\apps_list.csv" and open Vitis
 - b. (alternative) Start Vitis with Vivado GUI or start with TE Scripts on Vivado TCL: TE::sw_run_vitis
Note: TCL scripts generate also platform project, this must be done manually in case GUI is used. See [Vitis](#)¹¹
9. Copy "\prebuilt\software\<short name>\srec_spi_bootloader.elf" into "\firmware\microblaze_0\"
10. Regenerate Vivado Project or Update Bitfile only with "srec_spi_bootloader.elf"

¹⁰ <https://wiki.trenz-electronic.de/display/PD/PetaLinux+KICKstart>

¹¹ <https://wiki.trenz-electronic.de/display/PD/Vitis>

6 Launch

6.1 Programming

 Check Module and Carrier TRMs for proper HW configuration before you try any design.

Xilinx documentation for programming and debugging: [Vivado/SDK/SDSoC-Xilinx Software Programming and Debugging](#)¹²

6.1.1 Get prebuilt boot binaries

1. `_create_win_setup.cmd/_create_linux_setup.sh` and follow instructions on shell
2. Press 0 and enter to start "Module Selection Guide"
 - a. Select assembly version
 - b. Validate selection
 - c. Select Create and open delivery binary folder
Note: Folder (`<project folder>/_binaries_<Artikel Name>`) with subfolder (`boot_<app name>`) for different applications will be generated

6.1.2 QSPI

1. Connect JTAG and power on PCB
2. (if not done) Select correct device and Xilinx install path on "`design_basic_settings.cmd`" and create Vivado project with "`vivado_create_project_guiemode.cmd`" or open with "`vivado_open_project_guiemode.cmd`", if generated.
3. Type on Vivado Console: `TE::pr_program_flash -swapp u-boot`
Note: Alternative use SDK or setup Flash on Vivado manually
4. Reboot (if not done automatically)

6.1.3 SD

Not used on this Example.

6.1.4 JTAG

Not used on this Example.

6.2 Usage

1. Prepare HW like described on section [Programming](#)(see page 14)
2. Connect UART USB (most cases same as JTAG)
3. Power on PCB
Note: FPGA Loads Bitfile from Flash, SREC Bootloader from Bitfile Firmware loads U-Boot into DDR (This takes a while), U-boot loads Linux from QSPI Flash into DDR

Boot process takes a while, please wait.

¹² <https://wiki.trenz-electronic.de/display/PD/Xilinx+Development+Tools#XilinxDevelopmentTools-XilinxSoftwareProgrammingandDebugging>

```

SREC SPI Bootloader
Loading SREC image from flash @ address: 00400000
Bootloader: Processed (0x)00001000 S-records
Bootloader: Processed (0x)00002000 S-records
Bootloader: Processed (0x)00003000 S-records
Bootloader: Processed (0x)00004000 S-records
Please wait...
Executing program starting at address: 80100000

```

6.2.1 Linux

Note: Linux boot process is slower on Microblaze.

1. Open Serial Console (e.g. putty)
 - a. Speed: 9600
 - b. COM Port: Win OS, see device manager, Linux OS see `dmesg |grep tty` (UART is *USB1)
2. Linux Console:

Note: Wait until Linux boot finished For Linux Login use:

 - a. User Name: root
 - b. Password: root
3. You can use Linux shell now.
 - a. ETH0 works with udhpcp

6.2.2 Vivado HW Manager:

- Open Vivado HW-Manager and add VIO signal to dashboard (*.ltx located on prebuilt folder).
- Control:
 - User LED Control
 - ETH Power Down
- Monitoring
 - ETH Link Status
 - MicroBlaze Reset Status

HARDWARE MANAGER - localhost/xilinx_tcf/Digilent/25163300025CA

Hardware

localhost (1) Connected

xilinx_tcf/Digilent/25163300025CA Open

xc7a35t_0 (3) Programmed

XADC (System Monitor)

hw_vio_1 (msys_i/Mio_0) OK - Outputs F

s25fl256sxxxxx0-spi-x1_x...

hw_vios

hw_vio_1

Name	Value	Activity	Direction	VIO
msys_i/ETH1_PD_N[0:0]	[B] 1		Output	hw_vio_1
msys_i/ETH2_PD_N[0:0]	[B] 0		Output	hw_vio_1
msys_i/LED_RED_D3[0:0]	[B] 0		Output	hw_vio_1
msys_i/LED_RED_XA_SC[0:0]	[B] 0		Output	hw_vio_1
msys_i/rst_mig_7series_0_100M_mb_reset	[B] 0		Input	hw_vio_1
msys_i/vio_ETH1_LINK_LED	[B] 0		Input	hw_vio_1
msys_i/vio_ETH2_LINK_LED	[B] 1		Input	hw_vio_1

Figure 1: Vivado Hardware Manager

7 System Design - Vivado

7.1 Block Design




Figure 2: Block Design PCB REV02

7.2 Constrains

7.2.1 Basic module constrains

_i_bitgen_common.xdc

```
set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
set_property BITSTREAM.CONFIG.CONFIGRATE 66 [current_design]
set_property CONFIG_VOLTAGE 3.3 [current_design]
set_property CFBVSS VCC0 [current_design]
set_property BITSTREAM.CONFIG.SPI_32BIT_ADDR YES [current_design]
set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 4 [current_design]
set_property BITSTREAM.CONFIG.M1PIN PULLNONE [current_design]
set_property BITSTREAM.CONFIG.M2PIN PULLNONE [current_design]
```



```
set_property BITSTREAM.CONFIG.M0PIN PULLNONE [current_design]
set_property BITSTREAM.CONFIG.USR_ACCESS_TIMESTAMP [current_design]
```

_i_bitgen.xdc

```
set_property BITSTREAM.CONFIG.UNUSEDPIN PULLDOWN [current_design]
```

7.2.2 Design specific constrain

_i_io.xdc

1	set_property PACKAGE_PIN G3 [get_ports {LED_RED_XA_SC[0]}]
2	set_property IOSTANDARD LVCMOS15 [get_ports {LED_RED_XA_SC[0]}]
3	
4	set_property PACKAGE_PIN T10 [get_ports {ETH2_LINK_LED[0]}]
5	set_property IOSTANDARD LVCMOS33 [get_ports {ETH2_LINK_LED[0]}]
6	set_property PACKAGE_PIN V15 [get_ports {ETH1_LINK_LED[0]}]
7	set_property IOSTANDARD LVCMOS33 [get_ports {ETH1_LINK_LED[0]}]
8	set_property PACKAGE_PIN T18 [get_ports {ETH1_PD_N[0]}]
9	set_property PACKAGE_PIN D10 [get_ports {ETH2_PD_N[0]}]
10	set_property IOSTANDARD LVCMOS33 [get_ports {ETH2_PD_N[0]}]
11	set_property IOSTANDARD LVCMOS33 [get_ports {ETH1_PD_N[0]}]
12	
13	set_property PACKAGE_PIN L15 [get_ports {LED_RED_D3[0]}]
14	set_property IOSTANDARD LVCMOS33 [get_ports {LED_RED_D3[0]}]

8 Software Design - Vitis

For SDK project creation, follow instructions from:

[Vitis](#)¹³

8.1 Application

8.1.1 srec_spi_bootloader

TE modified 2019.2 SREC

Bootloader to load app or second bootloader from flash into DDR

Descriptions:

- Modified Files: blconfig.h, bootloader.c
- Changes:
 - Add some console outputs and changed bootloader read address.
 - Add bugfix for 2018.2 qspi flash (some reinitialisation)

8.1.2 xilisf_v5_14

TE modified 2019.2 xilisf_v5_14

- Changed default Flash type to 5.

8.1.3 u-boot

U-Boot.elf is generated with PetaLinux. SDK/HSI is used to generate u-boot.srec. Vivado to generate *.mcs

¹³ <https://wiki.trenz-electronic.de/display/PD/Vitis>

9 Software Design - PetaLinux

- [PetaLinux KICKstart](#)¹⁴

Description currently not available.

9.1 Config

Start with **petalinux-config** or **petalinux-config --get-hw-description**

Changes:

- SUBSYSTEM_FLASH_AXI_QUAD_SPI_0_BANKLESS_PART0_SIZE = 0x5E0000
- SUBSYSTEM_FLASH_AXI_QUAD_SPI_0_BANKLESS_PART1_SIZE = 0x300000
- SUBSYSTEM_FLASH_AXI_QUAD_SPI_0_BANKLESS_PART2_SIZE = 0x20000
- SUBSYSTEM_FLASH_AXI_QUAD_SPI_0_BANKLESS_PART3_SIZE = 0xA00000
 - (Set kernel flash Address to 0x900000 and Kernel size to 0xA00000)

9.2 U-Boot

Start with **petalinux-config -c u-boot**

Changes:

- CONFIG_ENV_IS_NOWHERE=y
- # CONFIG_ENV_IS_IN_SPI_FLASH is not set
- # CONFIG_PHY_ATHEROS is not set
- # CONFIG_PHY_BROADCOM is not set
- # CONFIG_PHY_DAVICOM is not set
- # CONFIG_PHY_LXT is not set
- # CONFIG_PHY_MICREL_KSZ90X1 is not set
- # CONFIG_PHY_MICREL is not set
- # CONFIG_PHY_NATSEMI is not set
- # CONFIG_PHY_REALTEK is not set
- CONFIG_RGMII=y

Change platform-top.h:

9.3 Device Tree

```
/include/ "system-conf.dtsi"
/ {
};

/* QSPI PHY */

&axi_quad_spi_0 {
    #address-cells = <1>;
    #size-cells = <0>;
```

¹⁴ <https://wiki.trenz-electronic.de/display/PD/PetaLinux+KICKstart>

```

flash0: flash@0 {
    compatible = "jedec,spi-nor";
    spi-tx-bus-width=<1>;
    spi-rx-bus-width=<4>;
    reg = <0x0>;
    #address-cells = <1>;
    #size-cells = <1>;
    spi-max-frequency = <25000000>;
};

/* ETH PHY */
&axi_ethernetlite_0 {
    phy-handle = <&phy0>;
    mdio {
        #address-cells = <1>;
        #size-cells = <0>;
        phy0: phy@0 {
            device_type = "ethernet-phy";
            reg = <1>;
        };
    };
};

```

9.4 Kernel

Start with **petalinux-config -c kernel**

Changes:

- No changes.

9.5 Rootfs

Start with **petalinux-config -c rootfs**

Changes:

- # CONFIG_dropbear is not set
- # CONFIG_dropbear-dev is not set
- # CONFIG_dropbear-dbg is not set
- # CONFIG_packagegroup-core-ssh-dropbear is not set
- # CONFIG_packagegroup-core-ssh-dropbear-dev is not set
- # CONFIG_packagegroup-core-ssh-dropbear-dbg is not set
- # CONFIG_imagefeature-ssh-server-dropbear is not set

9.6 Applications

No changes.

10 Additional Software

11 Appx. A: Change History and Legal Notices

11.1 Document Change History

To get content of older revision go to "Change History" of this page and select older document revision number.


Date	Document Revision	Authors	Description
 2020-04-21	v.5(see page 6)	@ John Hartfiel ¹⁵	<ul style="list-style-type: none"> • Release 2019.2 • Docu update
2019-03-29	v.4	John Hartfiel	<ul style="list-style-type: none"> • Release 2017.4
2019-03-29	v.1	@ John Hartfiel ¹⁶	<ul style="list-style-type: none"> • Initial release
---	All	@ John Hartfiel ¹⁷	---

Table 10: Document change history.

11.2 Legal Notices

11.3 Data Privacy

Please also note our data protection declaration at <https://www.trenz-electronic.de/en/Data-protection-Privacy>

11.4 Document Warranty

The material contained in this document is provided “as is” and is subject to being changed at any time without notice. Trenz Electronic does not warrant the accuracy and completeness of the materials in this document. Further, to the maximum extent permitted by applicable law, Trenz Electronic disclaims all warranties, either express or implied, with regard to this document and any information contained herein, including but not limited to the implied warranties of merchantability, fitness for a particular purpose or non infringement of intellectual property. Trenz Electronic shall not be liable for errors or for incidental or consequential damages in connection with the furnishing, use, or performance of this document or of any information contained herein.

11.5 Limitation of Liability

In no event will Trenz Electronic, its suppliers, or other third parties mentioned in this document be liable for any damages whatsoever (including, without limitation, those resulting from lost profits, lost data or business interruption) arising out of the use, inability to use, or the results of use of this document, any documents linked to

¹⁵ <https://wiki.trenz-electronic.de/display/~j.hartfiel>

¹⁶ <https://wiki.trenz-electronic.de/display/~j.hartfiel>

¹⁷ <https://wiki.trenz-electronic.de/display/~j.hartfiel>

this document, or the materials or information contained at any or all such documents. If your use of the materials or information from this document results in the need for servicing, repair or correction of equipment or data, you assume all costs thereof.

11.6 Copyright Notice

No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation into a foreign language) without prior agreement and written consent from Trenz Electronic.

11.7 Technology Licenses

The hardware / firmware / software described in this document are furnished under a license and may be used / modified / copied only in accordance with the terms of such license.

11.8 Environmental Protection

To confront directly with the responsibility toward the environment, the global community and eventually also oneself. Such a resolution should be integral part not only of everybody's life. Also enterprises shall be conscious of their social responsibility and contribute to the preservation of our common living space. That is why Trenz Electronic invests in the protection of our Environment.

11.9 REACH, RoHS and WEEE

REACH

Trenz Electronic is a manufacturer and a distributor of electronic products. It is therefore a so called downstream user in the sense of [REACH](#)¹⁸. The products we supply to you are solely non-chemical products (goods). Moreover and under normal and reasonably foreseeable circumstances of application, the goods supplied to you shall not release any substance. For that, Trenz Electronic is obliged to neither register nor to provide safety data sheet. According to present knowledge and to best of our knowledge, no [SVHC \(Substances of Very High Concern\) on the Candidate List](#)¹⁹ are contained in our products. Furthermore, we will immediately and unsolicited inform our customers in compliance with REACH - Article 33 if any substance present in our goods (above a concentration of 0,1 % weight by weight) will be classified as SVHC by the [European Chemicals Agency \(ECHA\)](#)²⁰.

RoHS

Trenz Electronic GmbH herewith declares that all its products are developed, manufactured and distributed RoHS compliant.

WEEE

Information for users within the European Union in accordance with Directive 2002/96/EC of the European Parliament and of the Council of 27 January 2003 on waste electrical and electronic equipment (WEEE).

Users of electrical and electronic equipment in private households are required not to dispose of waste electrical and electronic equipment as unsorted municipal waste and to collect such waste electrical and electronic equipment separately. By the 13 August 2005, Member States shall have ensured that systems are set up allowing final holders and distributors to return waste electrical and electronic equipment at least free of charge. Member States shall ensure the availability and accessibility of the necessary collection facilities. Separate collection is the precondition to ensure specific treatment and recycling of waste electrical and electronic equipment and is

¹⁸ <http://guidance.echa.europa.eu/>

¹⁹ <https://echa.europa.eu/candidate-list-table>

²⁰ <http://www.echa.europa.eu/>

necessary to achieve the chosen level of protection of human health and the environment in the European Union. Consumers have to actively contribute to the success of such collection and the return of waste electrical and electronic equipment. Presence of hazardous substances in electrical and electronic equipment results in potential effects on the environment and human health. The symbol consisting of the crossed-out wheeled bin indicates separate collection for waste electrical and electronic equipment.

Trenz Electronic is registered under WEEE-Reg.-Nr. DE97922676.

 2019-06-07