

U\_FPGA\_PWR\_MISC  
FPGA\_PWR\_MISC.SchDoc

U\_FPGA\_CFG  
FPGA\_CFG.SchDoc

U\_B14\_B16  
B14\_B16.SchDoc

U\_B15  
B15.SchDoc

U\_B34  
B34.SchDoc

U\_B35  
B35.SchDoc

U\_SystemController  
SystemController.SchDoc

U\_FTDI  
FTDI.SchDoc

U\_POWER  
POWER.SchDoc


U\_B2B\_Connector  
B2B\_Connector.SchDoc

LOGO1

TE Logo PRINT Layer


LOGO PRINT

Top of Board




PM1

PM2



PM4

PM5



PM6

PM3



Screw M3x4

Distance Holder M3x8

Screw M3x6

Screw M3x4

Distance Holder M3x8

Screw M3x6

Screw M3x4


Distance Holder M3x8


Screw M3x6


Screw M3x4

Distance Holder M3x8

Screw M3x6



			Title: <b>TE0711</b>	
			A4	Number: <b>TE0711 TE0711-100-2I</b>
Date: 2015-01-02		Copyright: Trenz Electronic GmbH / TT		Page 1 of 13
Filename: <b>TE0711.SchDoc</b>				



	Title: <b>TE0711</b>		
	A4	Number: <b>TE0711 TE0711-100-2I</b>	Rev. <b>01</b>
	Date: <b>2015-01-02</b>	Copyright: <b>Trenz Electronic GmbH / TT</b>	Page <b>2</b> of <b>13</b>
	Filename: <b>FPGA_PWR_MISC.SchDoc</b>		

1

2

3

4

A

A

B




B

C

C

D

D




		Title: TE0711	
		A4	Number: TE0711 TE0711-100-2I
Date: 2015-01-02		Copyright: Trenz Electronic GmbH / TT	
Date: 2015-01-02		Page 3 of 13	
Filename: FPGA_CFG.SchDoc			

1


2

3




4








XC7A100T-2CSG324I




Title: TE0711		
A4	Number: TE0711 TE0711-100-2I	Rev. 01
Date: 2015-01-02	Copyright: Trenz Electronic GmbH / TT	Page4 of 13
Filename: B34.SchDoc		



Title: TE0711		
A4	Number: TE0711 TE0711-100-2I	Rev. 01
Date: 2015-01-02	Copyright: Trenz Electronic GmbH	Page 7 of 12
Filename: FTDI.SchDoc		





Title: TE0711		
A4	Number: TE0711 TE0711-100-2I	Rev. 01
Date: 2015-01-02	Copyright: Trenz Electronic GmbH / TT	Page 7 of 13
Filename: B14_B16.SchDoc		



XC7A100T-2CSG324I



Title: TE0711		
A4	Number: TE0711 TE0711-100-2I	Rev. 01
Date: 2015-01-02	Copyright: Trenz Electronic GmbH / TT	Page8 of 13
Filename: B15.SchDoc		


Title: TE0711		
A4	Number: TE0711 TE0711-100-2I	Rev. 01
Date: 2015-01-02	Copyright: Trenz Electronic GmbH / TT	Page9 of 13
Filename: B35.SchDoc		



B16 6 Pins: 3 Differential ; 1.8V Fixed VCCIO  
 B15: 48 Pins: 24 Differential; variable VCCIO  
 B34: 8 Pins: 4 Differential; variable VCCIO  
 B14: 8 Pins: 8 Single ended; 3.3V Fixed VCCIO


B34: 40 Pins: 20 Differential; variable VCCIO  
 USB Device


B35: 50 Pins: 24 Differential; variable VCCIO  
 B14: 18 Pins: 9 Differential; 3.3V Fixed VCCIO  
 JTAG: 3.3V Levels





JTAGSEL must be GND or low logic level for JTAG access to FPGA






JM2.91 is JTAG VREF out



			Title: TE0711	
			A4	Number: TE0711 TE0711-100-2I
Date: 2015-01-02		Copyright: Trenz Electronic GmbH / TT		Page 11 of 13
Filename: B2B_Connector.SchDoc				



		Title: TE0711	
		A4	Number: TE0711 TE0711-100-2I
Date: 2015-01-02		Copyright: Trenz Electronic GmbH	
Filename: SystemController.SchDoc		Page 12 of 13	



	Title: <b>TE0711</b>	
	A4	Number: <b>TE0711 TE0711-100-2I</b>
	Date: <b>2015-01-02</b>	Copyright: <b>Trenz Electronic GmbH</b>
	Rev. <b>01</b>	Page <b>13</b> of <b>13</b>
Filename: <b>POWER.SchDoc</b>		