

1

2

3

4

A

A

B


B

C


C

D


D



These IOs are on B13 Vcc not 1.8V!!!



LSHM-130-04.0-L-DV-A-S-K-TR



LSHM-150-04.0-L-DV-A-S-K-TR

Title: **B2B**


A4	Number: TE0712 200-2C	Rev. 01
Date: 2014-06-23	Copyright: 2014 Trenz Electronic GmbH	Page1 of 16
Filename: B2B-Connectors.SchDoc		

1


2

3


4














Title: B14		
A4	Number: TE0712 200-2C	Rev. 01
Date: 2014-06-23	Copyright: 2014 Trenz Electronic GmbH	Page 3 of 16
Filename: B14.SchDoc		




Title: B15		
A4	Number: TE0712 200-2C	Rev. 01
Date: 2014-06-23	Copyright: 2014 Trenz Electronic GmbH	Page4 of 16
Filename: B15.SchDoc		




Title: B16		
A4	Number: TE0712 200-2C	Rev. 01
Date: 2014-06-23	Copyright: 2014 Trenz Electronic GmbH	Page 5 of 16
Filename: B16.SchDoc		







Title: B34			
A4	Number: TE0712 200-2C	Rev. 01	
Date: 2014-06-23	Copyright: 2014 Trenz Electronic GmbH	Page6 of 16	
Filename: B34.SchDoc			










XC7A200T-2FBG484C


	Title: MGT		
	A4	Number: TE0712 200-2C	Rev. 01
	Date: 2014-06-23	Copyright: 2014 Trenz Electronic GmbH	Page 7 of 16
	Filename: FPGA-MGT.SchDoc		










Title: CFG		
A4	Number: TE0712 200-2C	Rev. 01
Date: 2014-06-23	Copyright: 2014 Trenz Electronic GmbH	Page 8 of 16
Filename: FPGA-CFG.SchDoc		







Title: PWR		
A4	Number: TE0712 200-2C	Rev. 01
Date: 2014-06-23	Copyright: 2014 Trenz Electronic GmbH	Page9 of 16
Filename: FPGA-PWR.SchDoc		







		Title: Clock	
		A4	Number: TE0712 200-2C Rev. 01
Date: 2014-06-23		Copyright: 2014 Trenz Electronic GmbH	
Page 10 of 16		Filename: Clock.SchDoc	








Title: DDR3		
A4	Number: TE0712 200-2C	Rev. 01
Date: 2014-06-23	Copyright: 2014 Trenz Electronic GmbH	Page 11 of 16
Filename: DDR3-RAM.SchDoc		




	Title: ETH		
	A4	Number: TE0712 200-2C	Rev. 01
	Date: 2014-06-23	Copyright: 2014 Trenz Electronic GmbH	Page 12 of 16
	Filename: ETHERNET.SchDoc		




	Title: CPLD		
	A4	Number: TE0712 200-2C	Rev. 01
	Date: 2014-06-23	Copyright: 2014 Trenz Electronic GmbH	Page 13 of 16
	Filename: CPLD.SchDoc		






Title: PWR		
A4	Number: TE0712 200-2C	Rev. 01
Date: 2014-06-23	Copyright: 2014 Trenz Electronic GmbH	Page 14 of 16
Filename: PWR1.SchDoc		



	Title: PWR		
	A4	Number: TE0712 200-2C	Rev. 01
	Date: 2014-06-23	Copyright: 2014 Trenz Electronic GmbH	Page 15 of 16
	Filename: PWR2.SchDoc		

U_B2B-Connectors
B2B-Connectors.SchDoc
U_B13
B13.SchDoc
U_B14
B14.SchDoc
U_B15
B15.SchDoc
U_B16
B16.SchDoc
U_B34
B34.SchDoc
U_FPGA-MGT
FPGA-MGT.SchDoc
U_FPGA-CFG
FPGA-CFG.SchDoc
U_FPGA-PWR
FPGA-PWR.SchDoc
U_Clock
Clock.SchDoc
U_DDR3-RAM
DDR3-RAM.SchDoc
U_ETHERNET
ETHERNET.SchDoc
U_CPLD
CPLD.SchDoc
U_PWR1
PWR1.SchDoc
U_PWR2
PWR2.SchDoc



	Title: TE0712		
	A4	Number: TE0712 200-2C	Rev. 01
	Date: 2014-06-23	Copyright: 2014 Trenz Electronic GmbH	Page 16 of 16
	Filename: TE0712.SchDoc		