




- U\_B2B-Connectors  
B2B-Connectors.SchDoc
- U\_B13  
B13.SchDoc
- U\_B14  
B14.SchDoc
- U\_B15  
B15.SchDoc
- U\_B16  
B16.SchDoc
- U\_B34  
B34.SchDoc
- U\_FPGA-MGT  
FPGA-MGT.SchDoc
- U\_FPGA-CFG  
FPGA-CFG.SchDoc
- U\_FPGA-PWR  
FPGA-PWR.SchDoc
- U\_Clock  
Clock.SchDoc
- U\_DDR3-RAM  
DDR3-RAM.SchDoc
- U\_ETHERNET  
ETHERNET.SchDoc
- U\_CPLD  
CPLD.SchDoc
- U\_PWR1  
PWR1.SchDoc
- U\_PWR2  
PWR2.SchDoc



Top of Board



Serial  
Serialnumber 6,3 x 6.3mm



Title: <b>TE0712</b>		
A4	Number: <b>TE0712 200_2C10</b>	Rev. <b>02</b>
Date: <b>2015-12-09</b>	Copyright: <b>Trenz Electronic GmbH</b>	
Filename: <b>TE0712.SchDoc</b>		Page <b>1</b> of <b>16</b>

1

2

3

4

A

A

B


B

C

C

D

D




Title: <b>B2B</b>		
A4	Number: <b>TE0712 200_2C10</b>	Rev. <b>02</b>
Date: <b>2015-12-09</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page2 of 16
Filename: <b>B2B-Connectors.SchDoc</b>		

1

2

3


4




XC7A200T-2FBG484C




Title: <b>B13</b>		
A4	Number: <b>TE0712 200_2C10</b>	Rev. <b>02</b>
Date: <b>2015-12-09</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>3</b> of <b>16</b>
Filename: <b>B13.SchDoc</b>		









Title: <b>B14</b>		
A4	Number: <b>TE0712 200_2C10</b>	Rev. <b>02</b>
Date: <b>2015-12-09</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>4</b> of <b>16</b>
Filename: <b>B14.SchDoc</b>		





Title: <b>B15</b>		
A4	Number: <b>TE0712 200_2C10</b>	Rev. <b>02</b>
Date: <b>2015-12-09</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>5</b> of <b>16</b>
Filename: <b>B15.SchDoc</b>		



Title: <b>B16</b>		
A4	Number: <b>TE0712 200_2C10</b>	Rev. <b>02</b>
Date: <b>2015-12-09</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>6</b> of <b>16</b>
Filename: <b>B16.SchDoc</b>		






Title: <b>B34</b>		
A4	Number: <b>TE0712 200_2C10</b>	Rev. <b>02</b>
Date: <b>2015-12-09</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>7</b> of <b>16</b>
Filename: <b>B34.SchDoc</b>		



	Title: <b>MGT</b>		
	A4	Number: <b>TE0712 200_2C10</b>	Rev. <b>02</b>
	Date: <b>2015-12-09</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>8</b> of <b>16</b>
	Filename: <b>FPGA-MGT.SchDoc</b>		





Title: CFG		
A4	Number: TE0712 200_2C10	Rev. 02
Date: 2015-12-09	Copyright: Trenz Electronic GmbH	Page 9 of 16
Filename: FPGA-CFG.SchDoc		

A

A

B








B

C


C


D



D



Title: PWR		
A4	Number: TE0712 200_2C10	Rev. 02
Date: 2015-12-09	Copyright: Trenz Electronic GmbH	Page 10 of 16
Filename: FPGA-PWR.SchDoc		








		Title: <b>Clock</b>	
		A4	Number: <b>TE0712</b> <b>200_2C10</b>
Date: 2015-12-09		Copyright: Trenz Electronic GmbH	
Filename: <b>Clock.SchDoc</b>		Page 11 of 16	







Title: **DDR3**





A4	Number: <b>TE0712 200_2C10</b>	Rev. <b>02</b>
Date: 2015-12-09	Copyright: Trenz Electronic GmbH	
Filename: <b>DDR3-RAM.SchDoc</b>		Page 12 of 16




		Title: <b>ETH</b>	
		A4	Number: <b>TE0712 200_2C10</b> Date: 2015-12-09 Filename: <b>ETHERNET.SchDoc</b>



Title: CPLD		
A4	Number: TE0712 200_2C10	Rev. 02
Date: 2015-12-09	Copyright: Trenz Electronic GmbH	Page 14 of 16
Filename: CPLD.SchDoc		



R65	R66	MODE	EN63A0QI
OK	X	-----	enable pre-bias start-up
X	OK	-----	disable pre-bias start-up



Title: **PWR**

A4	Number: <b>TE0712 200_2C10</b>	Rev. <b>02</b>
Date: 2015-12-09	Copyright: Trenz Electronic GmbH	
Filename: <b>PWR1.SchDoc</b>		Page15 of 16

1

2

3

4

A

A

B


B

C

C

D

D



Title: PWR		
A4	Number: TE0712 200_2C10	Rev. 02
Date: 2015-12-09	Copyright: Trenz Electronic GmbH	Page 16 of 16
Filename: PWR2.SchDoc		

1

2

3

4