




U_B2B-Connectors
B2B-Connectors.SchDoc
U_B13
B13.SchDoc
U_B14
B14.SchDoc
U_B15
B15.SchDoc
U_B16
B16.SchDoc
U_B34
B34.SchDoc
U_FPGA-MGT
FPGA-MGT.SchDoc
U_FPGA-CFG
FPGA-CFG.SchDoc
U_FPGA-PWR
FPGA-PWR.SchDoc
U_Clock
Clock.SchDoc
U_DDR3-RAM
DDR3-RAM.SchDoc
U_ETHERNET
ETHERNET.SchDoc
U_CPLD
CPLD.SchDoc
U_PWR1
PWR1.SchDoc
U_PWR2
PWR2.SchDoc




Top of Board




Serial  
 Serialnumber 6,3 x 6.3mm

	Title: <b>TE0712</b>		
	A4	Number: <b>TE0712 200-2IC1</b>	Rev. <b>02</b>
	Date: 2015-12-09	Copyright: Trenz Electronic GmbH	Page1 of 16
	Filename: <b>TE0712.SchDoc</b>		




			Title: <b>B2B</b>	
			A4	Number: <b>TE0712 200-2IC1</b>
Date: 2015-12-09		Copyright: Trenz Electronic GmbH		Page2 of 16
Filename: <b>B2B-Connectors.SchDoc</b>				




XC7A200T-2FBG484I



Title: <b>B13</b>		
A4	Number: <b>TE0712 200-2IC1</b>	Rev. <b>02</b>
Date: <b>2015-12-09</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>3</b> of <b>16</b>
Filename: <b>B13.SchDoc</b>		




Title: <b>B14</b>		
A4	Number: <b>TE0712 200-2IC1</b>	Rev. <b>02</b>
Date: <b>2015-12-09</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>4</b> of <b>16</b>
Filename: <b>B14.SchDoc</b>		







XC7A200T-2FBG484I



Title: <b>B15</b>		
A4	Number: <b>TE0712 200-2IC1</b>	Rev. <b>02</b>
Date: <b>2015-12-09</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>5</b> of <b>16</b>
Filename: <b>B15.SchDoc</b>		





Title: <b>B16</b>		
A4	Number: <b>TE0712 200-2IC1</b>	Rev. <b>02</b>
Date: <b>2015-12-09</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>6</b> of <b>16</b>
Filename: <b>B16.SchDoc</b>		





XC7A200T-2FBG484I

XC7A200T-2FBG484I








Title: <b>B34</b>		
A4	Number: <b>TE0712 200-2IC1</b>	Rev. <b>02</b>
Date: <b>2015-12-09</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>7</b> of <b>16</b>
Filename: <b>B34.SchDoc</b>		










	Title: MGT		
	A4	Number: TE0712 200-2IC1	Rev. 02
	Date: 2015-12-09	Copyright: Trenz Electronic GmbH	Page 8 of 16
	Filename: FPGA-MGT.SchDoc		










Title: CFG		
A4	Number: TE0712 200-2IC1	Rev. 02
Date: 2015-12-09	Copyright: Trenz Electronic GmbH	Page 9 of 16
Filename: FPGA-CFG.SchDoc		



Title: <b>PWR</b>		
A4	Number: <b>TE0712 200-2IC1</b>	Rev. <b>02</b>
Date: <b>2015-12-09</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>10</b> of <b>16</b>
Filename: <b>FPGA-PWR.SchDoc</b>		








		Title: <b>Clock</b>	
		A4	Number: <b>TE0712 200-2IC1</b> Rev. <b>02</b>
Date: 2015-12-09		Copyright: Trenz Electronic GmbH	
Filename: <b>Clock.SchDoc</b>		Page 11 of 16	







Title: **DDR3**





A4	Number: <b>TE0712 200-2IC1</b>	Rev. <b>02</b>
Date: 2015-12-09	Copyright: Trenz Electronic GmbH	
Filename: <b>DDR3-RAM.SchDoc</b>		Page 12 of 16



			Title: <b>ETH</b>	
			A4	Number: <b>TE0712 200-2IC1</b>
Date: 2015-12-09		Copyright: Trenz Electronic GmbH		Page13 of 16
Filename: <b>ETHERNET.SchDoc</b>				




Title: CPLD		
A4	Number: TE0712 200-2IC1	Rev. 02
Date: 2015-12-09	Copyright: Trenz Electronic GmbH	Page 14 of 16
Filename: CPLD.SchDoc		



R65 R66 MODE EN63A0QI


OK	X	enable pre-bias start-up
X	OK	disable pre-bias start-up




- VIN - TP1 - Testpoint 0.8mm
- 3.3VIN - TP4 - Testpoint 0.8mm
- 3.3V - TP7 - Testpoint 0.8mm
- 1.8V - TP10 - Testpoint 0.8mm
- 1.5V - TP13 - Testpoint 0.8mm
- VTTREF - TP3 - Testpoint 0.8mm
- 1V - TP2 - Testpoint 0.8mm
- 1.2V\_MGT - TP5 - Testpoint 0.8mm
- VCCIO13 - TP8 - Testpoint 0.8mm
- VCCIO15 - TP11 - Testpoint 0.8mm
- VCCIO16 - TP14 - Testpoint 0.8mm
- GND - TP6 - Testpoint 0.8mm
- GND - TP9 - Testpoint 0.8mm
- GND - TP12 - Testpoint 0.8mm
- GND - TP15 - Testpoint 0.8mm
- GND - TP16 - Testpoint 0.8mm



Title: PWR		
A4	Number: TE0712 200-2IC1	Rev. 02
Date: 2015-12-09	Copyright: Trenz Electronic GmbH	Page 15 of 16
Filename: PWR1.SchDoc		



		Title: PWR	
		A4	Number: TE0712 200-2IC1
Date: 2015-12-09		Copyright: Trenz Electronic GmbH	
Filename: PWR2.SchDoc		Page 16 of 16	