

U\_B2B-Connectors  
B2B-Connectors.SchDoc

U\_B13  
B13.SchDoc

U\_B14  
B14.SchDoc

U\_B15  
B15.SchDoc

U\_B16  
B16.SchDoc

U\_B34  
B34.SchDoc

U\_FPGA-MGT  
FPGA-MGT.SchDoc

U\_FPGA-CFG  
FPGA-CFG.SchDoc

U\_FPGA-PWR  
FPGA-PWR.SchDoc

U\_Clock  
Clock.SchDoc

U\_DDR3-RAM  
DDR3-RAM.SchDoc

U\_ETHERNET  
ETHERNET.SchDoc

U\_CPLD  
CPLD.SchDoc

U\_PWR1  
PWR1.SchDoc


U\_PWR2  
PWR2.SchDoc

Serial  
Serialnumber 6,3 x 6.3mm


Special notes:

- 
- 


FIDU-DOT - small FIDU-DOT - small



PM1 PM2  
FIDU-DOT - small FIDU-DOT - small




PM3 PM4  
FIDU-DOT - small FIDU-DOT - small




PM5 PM6


Mount.Hole 3.2mm Mount.Hole 3.2mm



Mount.Hole 3.2mm Mount.Hole 3.2mm



Top of Board



Assembly variant	82C36-AW
Created by	MR
Modified by	MR
Modified at	2021-02-16

SVN Revision



Title: TE0712		
A4	Number: TE0712 82C36-AW	Rev. 02
Date: 2015-12-09	Copyright: Trenz Electronic GmbH	Page1 of 16
Filename: TE0712.SchDoc		

A

B

C



D

A


B

C



D




- TMS Testpoint 0.8mm
- TDI Testpoint 0.8mm
- TDO Testpoint 0.8mm
- TCK Testpoint 0.8mm



Title: <b>B2B</b>		
A4	Number: <b>TE0712 82C36-AW</b>	Rev. <b>02</b>
Date: <b>2015-12-09</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page2 of 16
Filename: <b>B2B-Connectors.SchDoc</b>		


Title: <b>B13</b>		
A4	Number: <b>TE0712 82C36-AW</b>	Rev. <b>02</b>
Date: <b>2015-12-09</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>3</b> of <b>16</b>
Filename: <b>B13.SchDoc</b>		



XC7A200T-2FBG484C




Title: <b>B14</b>		
A4	Number: <b>TE0712 82C36-AW</b>	Rev. <b>02</b>
Date: <b>2015-12-09</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>4</b> of <b>16</b>
Filename: <b>B14.SchDoc</b>		









XC7A200T-2FBG484C







Title: <b>B15</b>		
A4	Number: <b>TE0712 82C36-AW</b>	Rev. <b>02</b>
Date: <b>2015-12-09</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>5</b> of <b>16</b>
Filename: <b>B15.SchDoc</b>		



	Title: <b>B16</b>		
	A4	Number: <b>TE0712 82C36-AW</b>	Rev. <b>02</b>
	Date: <b>2015-12-09</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>6</b> of <b>16</b>
	Filename: <b>B16.SchDoc</b>		







Title: B34		
A4	Number: TE0712 82C36-AW	Rev. 02
Date: 2015-12-09	Copyright: Trenz Electronic GmbH	Page 7 of 16
Filename: B34.SchDoc		



	Title: <b>MGT</b>	
	A4	Number: <b>TE0712 82C36-AW</b>
	Date: <b>2015-12-09</b>	Copyright: <b>Trenz Electronic GmbH</b>
	Filename: <b>FPGA-MGT.SchDoc</b>	
	Rev. <b>02</b>	Page <b>8</b> of <b>16</b>













S25FL256SAGBH120


trenz electronic


Title: CFG		
A4	Number: TE0712 82C36-AW	Rev. 02
Date: 2015-12-09	Copyright: Trenz Electronic GmbH	Page9 of 16
Filename: FPGA-CFG.SchDoc		



Title: PWR		
A4	Number: TE0712 82C36-AW	Rev. 02
Date: 2015-12-09	Copyright: Trenz Electronic GmbH	Page 10 of 16
Filename: FPGA-PWR.SchDoc		




			Title: <b>Clock</b>	
			A4	Number: <b>TE0712 82C36-AW</b>
Date: 2015-12-09		Copyright: Trenz Electronic GmbH		Page 11 of 16
Filename: <b>Clock.SchDoc</b>				



ADDR\_CTRL-R      ADDR\_CTRL


Termination

DDR3-A0_T	R5	1%	33R	DDR3-A0
DDR3-A1_T	R39	1%	33R	DDR3-A1
DDR3-A2_T	R35	1%	33R	DDR3-A2
DDR3-A3_T	R40	1%	33R	DDR3-A3
DDR3-A4_T	R18	1%	33R	DDR3-A4
DDR3-A5_T	R37	1%	33R	DDR3-A5
DDR3-A6_T	R44	1%	33R	DDR3-A6
DDR3-CAS_T	R38	1%	33R	DDR3-CAS
DDR3-A10_T	R30	1%	33R	DDR3-A10
DDR3-A11_T	R16	1%	33R	DDR3-A11
DDR3-A8_T	R10	1%	33R	DDR3-A8
DDR3-A9_T	R43	1%	33R	DDR3-A9
DDR3-A12_T	R11	1%	33R	DDR3-A12
DDR3-A13_T	R15	1%	33R	DDR3-A13
DDR3-A14_T	R28	1%	33R	DDR3-A14
DDR3-BA0_T	R14	1%	33R	DDR3-BA0
DDR3-BA1_T	R36	1%	33R	DDR3-BA1
DDR3-BA2_T	R19	1%	33R	DDR3-BA2
DDR3-RAS_T	R41	1%	33R	DDR3-RAS
DDR3-A7_T	R17	1%	33R	DDR3-A7
DDR3-S0_T	R20	1%	33R	DDR3-S0
DDR3-ODT0_T	R42	1%	33R	DDR3-ODT0
DDR3-WE_T	R9	1%	33R	DDR3-WE
DDR3-CKE0_T	R31	1%	33R	DDR3-CKE0








S40-15

ADDR\_CTRL-R      ADDR\_CTRL



S40-15








D80-15





DDR3-CLKO_P	DDR3-CLKO_N
DDR3-DOS0_P	DDR3-DOS2_P
DDR3-DOS0_N	DDR3-DOS2_N
DDR3-DQS1_P	DDR3-DQS3_P
DDR3-DQS1_N	DDR3-DQS3_N








Title: <b>DDR3</b>		
A4	Number: <b>TE0712 82C36-AW</b>	Rev. <b>02</b>
Date: <b>2015-12-09</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>12</b> of <b>16</b>
Filename: <b>DDR3-RAM.SchDoc</b>		




		Title: <b>ETH</b>	
		A4	Number: <b>TE0712 82C36-AW</b>
Date: 2015-12-09		Copyright: Trenz Electronic GmbH	
Filename: <b>ETHERNET.SchDoc</b>		Page 13 of 16	



		Title: CPLD	
		A4	Number: TE0712 82C36-AW
Date: 2015-12-09		Copyright: Trenz Electronic GmbH	
Page 14 of 16		Page 14 of 16	
Filename: CPLD.SchDoc			



R65 R66 MODE EN63A0QI  
 -----  
 OK X | enable pre-bias start-up  
 X OK | disable pre-bias start-up



- VIN ○ TP1 ● Testpoint 0.8mm
- 3.3VIN ○ TP4 ● Testpoint 0.8mm
- 3.3V ○ TP7 ● Testpoint 0.8mm
- 1.8V ○ TP10 ● Testpoint 0.8mm
- 1.5V ○ TP13 ● Testpoint 0.8mm
- VTTREF ○ TP3 ● Testpoint 0.8mm

- 1V ○ TP2 ● Testpoint 0.8mm
- 1.2V\_MGT ○ TP5 ● Testpoint 0.8mm
- VCCIO13 ○ TP8 ● Testpoint 0.8mm
- VCCIO15 ○ TP11 ● Testpoint 0.8mm
- VCCIO16 ○ TP14 ● Testpoint 0.8mm

- GND ○ TP6 ● Testpoint 0.8mm
- GND ○ TP9 ● Testpoint 0.8mm
- GND ○ TP12 ● Testpoint 0.8mm
- GND ○ TP15 ● Testpoint 0.8mm
- GND ○ TP16 ● Testpoint 0.8mm



Title: PWR		
A4	Number: TE0712 82C36-AW	Rev. 02
Date: 2015-12-09	Copyright: Trenz Electronic GmbH	Page15 of 16
Filename: PWR1.SchDoc		

1

2

3

4

A

A

B


B


C

C

D

D



	Title: <b>PWR</b>		
	A4	Number: <b>TE0712</b> <b>82C36-AW</b>	Rev. <b>02</b>
	Date: <b>2015-12-09</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>16</b> of <b>16</b>
	Filename: <b>PWR2.SchDoc</b>		

1

2

3

4