



Regarding the usage of our schematics and alike documentation for Trenz module TE0712.

Project is protected under copyright and we strongly and strictly prohibit the reverse engineering or recreation, even if the design is just adapted or modified. TE0712 is protected under such right and in case of plagiarism we will have to do anything necessary in order to protect our assets.

Schematics and other handouts serve for informational purposes only!

	Title:		
	A4	Number: <b>TE0712</b> <b>81136-L</b>	Rev. <b>03</b>
	Date: *	Copyright: Trenz Electronic GmbH / TT	Page 1 of 20
	Filename: <b>Legal Notices Modules.SchDoc</b>		

REV	Description	
-01	Initial revision	
-02		
-03	<p>1. Added Legal notices, project overview and revision changes. Updated page count and page order.</p> <p>2. Added a <b>[D3]</b> diode between the <b>[INIT]</b> and <b>[PROG_B]</b> signals to keep the FPGA in the reset state while <b>[PROG_B]</b> is low during the initial power-up.</p> <p>3. Resistors <b>[R2]</b> , <b>[R68]</b> replaced by 2K2 (were 4K87) to improve I2C stability at higher baud rates.</p> <p>4. Change obsolete ferrite beads BKP0603HS121-T to MPZ0603S121HT000.</p> <p>5. Revised power supply circuit. Change obsolete components:  - EN63A0QI - MP8869SGL-Z ( <b>[U14]</b> );  - EP53F8QI - MPM3834CGPA ( <b>[U6]</b> , <b>[U16]</b> ).</p> <p>6. Change <b>[Q1]</b> power switch TPS27082LDDCR to MP5077GG-Z.</p> <p>7. Added power monitors <b>[U10]</b> , <b>[U11]</b> STM6710LWB6F. System controller pin U3.25 connected to net <b>[PG_ALL]</b> instead of <b>[3.3V]</b> .</p> <p>8. <b>[U14]</b> I2C interface connected to bus <b>[PLL_SDA]</b> / <b>[PLL_SCL]</b> <b>[U1B]</b> . Added table with device addresses on the I2C bus. A new device will be detected during a bus scan</p> <p>9. Change capacitors in net "VIN" from 47 uF 6.3 V to 22 uF 10 V for <b>[C70]</b> , <b>[C80]</b> , <b>[C126]</b> , <b>[C127]</b> , <b>[C132]</b> , <b>[C176]</b> , <b>[C177]</b> .</p>	VY

	Title: <b>Revision History</b>		
	A4	Number: <b>TE0712 81136-L</b>	Rev. <b>03</b>
	Date: <b>2019-10-02</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>2</b> of <b>20</b>
	Drawn by: <b>VY</b>	Filename: <b>Revision Changes.SchDoc</b>	

1

2

3

4

A

A

B


B

C

C

D

D



- U\_Revision Changes
- U\_TE0712
- U\_Power\_Diagram

Special notes:

- 
- 



Title: System Overview		
A4	Number: TE0712 81136-L	Rev. 03
Date:	Copyright: Trenz Electronic GmbH	Page 3 of 20
Filename: Overview.SchDoc		


1

2

3


4

## Power-on sequencing:



## Recommended Operating Conditions

Power Rail	Direction	Range	Tolerance	Description	Note
VIN	IN	3.3 - 5V	+/-5%	Micromodule Power	Mandatory
3.3VIN	IN	3.3V	+/-3%	Micromodule Power	Mandatory
VCCIO13	IN	1.2 - 3.3V	+/-3%	HR IO Bank13	-
VCCIO14	IN	3.3V	+/-3%	HR IO Bank14	Fixed
VCCIO15	IN	1.2 - 3.3V	+/-3%	HR IO Bank15	-
VCCIO16	IN	1.2 - 3.3V	+/-3%	HR IO Bank16	-
1.5V	OUT	1.5V	+/-3%	For Carrier card Periphery	-
1.8V	OUT	1.8V	+/-3%	For Carrier card Periphery	-
3.3V	OUT	3.3V	+/-3%	For Carrier card Periphery	-
VREF_JTAG	OUT	3.3V	+/-3%	For Carrier card Periphery	Connected to 3.3V



Title: GigaZee - Power Diagram		
A4	Number: TE0712 81136-L	Rev. 04
Date: 23.11.2022	Copyright: Trenz Electronic GmbH / TT	Page 4 of 20
Filename: Power_Diagram.SchDoc		

1

2


3

4


Special notes:

- .
- .


FIDU-DOT - mini FIDU-DOT - mini



PM1 FIDU-DOT - mini PM2 FIDU-DOT - mini




PM3 FIDU-DOT - mini PM4 FIDU-DOT - mini




PM5 PM6


Mount.Hole 3.2mm Mount.Hole 3.2mm



Mount.Hole 3.2mm Mount.Hole 3.2mm



Top of Board




Screw M3x4



Screw M3x4




Screw M3x4




Screw M3x4



Standoff M3x8 II




Standoff M3x8 II



Standoff M3x8 II



Standoff M3x8 II



Screw M3x6



Screw M3x6



Screw M3x6



Screw M3x6

Serial  
Serial  
Serialnumber 6,3 x 6.3mm

SerialI  
TE Address Overlay  
LOGO ADDRESS

Assembly variant	81136-L
Created by	MR
Modified by	MR
Modified at	2021-02-16
SVN Revision	14002




Title: TE0712		
A4	Number: TE0712 81136-L	Rev. 03
Date: 2015-12-09	Copyright: Trenz Electronic GmbH	Page5 of 20
Filename: TE0712.SchDoc		

1

2

3

4



B13 10 IO, 5 LVDS Pairs  
 B14 8 IO, 4 LVDS Pairs  
 B16 48 IO, 24 LVDS Pairs  
 ETH MDI Copper

B13 20 IO, 10 LVDS Pairs  
 B14 4 IO, 2 LVDS Pairs  
 MGT 4 data diff. pairs  
 MGT 1 CLK diff. pair

B14 18 IO, 9 LVDS Pairs  
 B15 50 IO, 24 LVDS Pairs

PWR IN 3.0-5.5V  
 PWR IN 0..3.3VIN  
 PWR IN\*  
 PWR IN  
 PWR IN  
 PWR IN

These IOs are on B13  
 Vcc not 1.8V!!!

PWR OUT

Recommendations for connecting pins  
 CLKIN2 on the component page [U2](#)

0..3.3VIN

CLK CLK


CLK CLK

PWR OUT 3.3V - 1A  
 PWR OUT 1.8V - 1A  
 PWR OUT 1.5V - 1A


TMS TP19  
 TDI TP20  
 TDO TP21  
 TCK TP22



Title: B2B		
A4	Number: TE0712 81136-L	Rev. 03
Date: 2015-12-09	Copyright: Trenz Electronic GmbH	Page6 of 20
Filename: B2B-Connectors.SchDoc		



Title: <b>B13</b>		
A4	Number: <b>TE0712 81136-L</b>	Rev. <b>03</b>
Date: <b>2015-12-09</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>7</b> of <b>20</b>
Filename: <b>B13.SchDoc</b>		




I2C bus addresses		
U1B	FPGA B14	h**
U2	Clock generator	h70
U14	DCDC VCCINT	h61



Title: <b>B14</b>		
A4	Number: <b>TE0712 81136-L</b>	Rev. <b>03</b>
Date: <b>2015-12-09</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>8</b> of <b>20</b>
Filename: <b>B14.SchDoc</b>		















XC7A200T-1FBG484I









Title: <b>B15</b>		
A4	Number: <b>TE0712 81136-L</b>	Rev. <b>03</b>
Date: <b>2015-12-09</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>9</b> of <b>20</b>
Filename: <b>B15.SchDoc</b>		



	Title: <b>B16</b>		
	A4	Number: <b>TE0712 81136-L</b>	Rev. <b>03</b>
	Date: <b>2015-12-09</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>10</b> of <b>20</b>
	Filename: <b>B16.SchDoc</b>		



Title: B34  
 A4 Number: TE0712 81136-L Rev. 03  
 Date: 2015-12-09 Copyright: Trenz Electronic GmbH Page 11 of 20  
 Filename: B34.SchDoc







	Title: <b>MGT</b>		
	A4	Number: <b>TE0712 81136-L</b>	Rev. <b>03</b>
	Date: <b>2015-12-09</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>12</b> of <b>20</b>
	Filename: <b>FPGA-MGT.SchDoc</b>		










BOOTMODE = MASTER SPI


D3 keeps INIT low as long as PROG\_B is low



Title: CFG		
A4	Number: TE0712 81136-L	Rev. 03
Date: 2015-12-09	Copyright: Trenz Electronic GmbH	Page 13 of 20
Filename: FPGA-CFG.SchDoc		



Title: PWR		
A4	Number: TE0712 81136-L	Rev. 03
Date: 2015-12-09	Copyright: Trenz Electronic GmbH	Page 14 of 20
Filename: FPGA-PWR.SchDoc		



Datasheet SI5338:


IN1/IN2

These pins are used as the main differential clock input or as the XTAL input. See "3.2. Input Stage" on page 19, Figure 3 and Figure 4, for connection details. Clock inputs to these pins must be ac-coupled. Keep the traces from pins 1,2 to the crystal as short as possible and keep other signals and radiating sources away from the crystal.

When not in use, leave IN1 unconnected and IN2 connected to GND.




Title: <b>Clock</b>		
A4	Number: <b>TE0712 81136-L</b>	Rev. <b>03</b>
Date: <b>2015-12-09</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>15</b> of <b>20</b>
Filename: <b>Clock.SchDoc</b>		






Title: <b>DDR3</b>		
A4	Number: <b>TE0712 81136-L</b>	Rev: <b>03</b>
Date: <b>2015-12-09</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>16</b> of <b>20</b>
Filename: <b>DDR3-RAM.SchDoc</b>		











TLK106 is pin compatible with DP83822



Title: <b>ETH</b>		
A4	Number: <b>TE0712 81136-L</b>	Rev. <b>03</b>
Date: <b>2015-12-09</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>17</b> of <b>20</b>
Filename: <b>ETHERNET.SchDoc</b>		



		Title: <b>CPLD</b>	
		A4	Number: <b>TE0712 81136-L</b>
Date: 2015-12-09		Copyright: Trenz Electronic GmbH	
Page 18 of 20		Page 18 of 20	
Filename: <b>CPLD.SchDoc</b>			



- VIN ○ TP1 ● Testpoint 0.8mm
- 3.3VIN ○ TP4 ● Testpoint 0.8mm
- 3.3V ○ TP7 ● Testpoint 0.8mm
- 1.8V ○ TP10 ● Testpoint 0.8mm
- 1.5V ○ TP13 ● Testpoint 0.8mm
- VTTREF ○ TP3 ● Testpoint 0.8mm
- 1V ○ TP2 ● Testpoint 0.8mm
- 1.2V\_MGT ○ TP5 ● Testpoint 0.8mm
- VCCIO13 ○ TP8 ● Testpoint 0.8mm
- VCCIO15 ○ TP11 ● Testpoint 0.8mm
- VCCIO16 ○ TP14 ● Testpoint 0.8mm
- GND ○ TP6 ● Testpoint 0.8mm
- GND ○ TP9 ● Testpoint 0.8mm
- GND ○ TP12 ● Testpoint 0.8mm
- GND ○ TP15 ● Testpoint 0.8mm
- GND ○ TP16 ● Testpoint 0.8mm



Title: PWR		
A4	Number: TE0712 81136-L	Rev. 03
Date: 2015-12-09	Copyright: Trenz Electronic GmbH	Page 19 of 20
Filename: PWR1.SchDoc		

1

2

3

4

A

A

B



B

C

C

D

D



Title: PWR		
A4	Number: TE0712 81136-L	Rev. 03
Date: 2015-12-09	Copyright: Trenz Electronic GmbH	Page20 of 20
Filename: PWR2.SchDoc		

1

2

3

4