

1

2

3

4

A

A

B

B

C


C

D


D

FPGA-MISC	FPGA-POWER
FPGA-MISC.SchDoc	FPGA-POWER.SchDoc
B13	DDR3-RAM
B13.SchDoc	DDR3-RAM.SchDoc
B34	B2B_Connector
B34.SchDoc	B2B_Connector.SchDoc
B35	Clock
B35.SchDoc	Clock.SchDoc
MIO-BANKS	ETH-PHY
MIO-BANKS.SchDoc	ETH-PHY.SchDoc
MGT	USB-PHY
MGT.SchDoc	USB-PHY.SchDoc
DDR-BANK	POWER
DDR-BANK.SchDoc	POWER.SchDoc
	POWER_2
	POWER_2.SchDoc


Mount.Hole 3.2mm Mount.Hole 3.2mm




Mount.Hole 3.2mm Mount.Hole 3.2mm




FIDU-DOT - small FIDU-DOT - small



PM1 PM2 FIDU-DOT - small FIDU-DOT - small



PM4 PM5 FIDU-DOT - small FIDU-DOT - small



PM6 PM3

Serial
Serial
Serialnumber 6,3 x 6.3mm



Assembly variant: 71133-LY
 Created by: MR
 Modified by: MR
 Modified at: 2021-08-13




Title: TE0715 - Overview		
A4	Number: TE0715 71133-LY	Rev. 04
Date: 2015-10-14	Copyright: Trenz Electronic GmbH / TT	Page 1 of 15
Filename: TE0715.SchDoc		


1


2


3





4




			Title: TE0715 - Config-MISC	
A4	Number: TE0715 71133-LY	Date: 2015-10-14		Rev. 04
Date: 2015-10-14		Copyright: Trenz Electronic GmbH / TT		Page2 of 15
Filename: FPGA-MISC.SchDoc				



	Title: TE0715 - FPGA_B12		
	A4	Number: TE0715 71I33-LY	Rev. 04
	Date: 2015-10-14	Copyright: Trenz Electronic GmbH / TT	Page3 of 15
	Filename: B13.SchDoc		



Title: TE0715 - FPGA_B34		
A4	Number: TE0715 71133-LY	Rev. 04
Date: 2015-10-14	Copyright: Trenz Electronic GmbH / TT	Page4 of 15
Filename: B34.SchDoc		




USC


BANK35

A3	VCCO_35	IO_L9P_T1_DQS_AD3P_35	A7	B35_L9_P
C7	VCCO_35	IO_L9N_T1_DQS_AD3N_35	A6	B35_L9_N
D4	VCCO_35	IO_L10P_T1_AD11P_35	A5	B35_L10_P
E1	VCCO_35	IO_L10N_T1_AD11N_35	A4	B35_L10_N
F8	VCCO_35	IO_L11P_T1_SRCC_35	C6	B35_L11_P
G5	VCCO_35	IO_L11N_T1_SRCC_35	C5	B35_L11_N
		IO_L12P_T1_MRCC_35	D5	B35_L12_P
		IO_L12N_T1_MRCC_35	C4	B35_L12_N
		IO_L13P_T2_MRCC_35	B4	B35_L13_P
		IO_L13N_T2_MRCC_35	B3	B35_L13_N
		IO_L14P_T2_AD4P_SRCC_35	D3	B35_L14_P
		IO_L14N_T2_AD4N_SRCC_35	C3	B35_L14_N
		IO_L15P_T2_DQS_AD12P_35	A2	B35_L15_P
		IO_L15N_T2_DQS_AD12N_35	A1	B35_L15_N
		IO_L16P_T2_35	D1	B35_L16_P
		IO_L16N_T2_35	C1	B35_L16_N
		IO_L17P_T2_AD5P_35	E2	B35_L17_P
		IO_L17N_T2_AD5N_35	D2	B35_L17_N
		IO_L18P_T2_AD13P_35	B2	B35_L18_P
		IO_L18N_T2_AD13N_35	B1	B35_L18_N
		IO_L19P_T3_35	H4	B35_L19_P
		IO_L19N_T3_VREF_35	H3	B35_L19_N
		IO_L20P_T3_AD6P_35	G4	B35_L20_P
		IO_L20N_T3_AD6N_35	F4	B35_L20_N
		IO_L21P_T3_DQS_AD14P_35	F4	B35_L21_P
		IO_L21N_T3_DQS_AD14N_35	E3	B35_L21_N
		IO_L22P_T3_AD7P_35	G3	B35_L22_P
		IO_L22N_T3_AD7N_35	G2	B35_L22_N
		IO_L23P_T3_35	F2	B35_L23_P
		IO_L23N_T3_35	F1	B35_L23_N
		IO_L24P_T3_AD15P_35	H1	B35_L24_P
		IO_L24N_T3_AD15N_35	G1	B35_L24_N

XC7Z030-1SBG485I







Title: TE0715 - FPGA_B35		
A4	Number: TE0715 71I33-LY	Rev. 04
Date: 2015-10-14	Copyright: Trenz Electronic GmbH / TT	Page5 of 15
Filename: B35.SchDoc		





Title: TE0715 - FPGA_MIO_BANKS		
A4	Number: TE0715 71133-LY	Rev. 04
Date: 2015-10-14	Copyright: Trenz Electronic GmbH / TT	Page 6 of 15
Filename: MIO-BANKS.SchDoc		



USE


Bank	PS	Signal	Function
BANK500 & 501	PS_MIO0_500	MIO0	B2B CON
	PS_MIO1_500	SPI-CS	SPI
	PS_MIO2_500	SPI-DQ0/M3	SPI / BOOT
	PS_MIO3_500	SPI-DQ1/M1	SPI / BOOT
	PS_MIO4_500	SPI-DQ2/M2	SPI / BOOT
	PS_MIO5_500	SPI-DQ3/M0	SPI / BOOT
	PS_MIO6_500	SPI-SCK	SPI / BOOT
	PS_MIO7_500	MIO7	BOOT
	PS_MIO8_500	SPI_SCK_FB/VCFG1	BOOT
	PS_MIO9_500	MIO9	B2B CON
	PS_MIO10_500	MIO10	B2B CON
	PS_MIO11_500	MIO11	B2B CON
	PS_MIO12_500	MIO12	B2B CON
	PS_MIO13_500	MIO13	B2B CON
	PS_MIO14_500	MIO14	B2B CON
	PS_MIO15_500	MIO15	B2B CON
	PS_MIO16_501	ETH_TXCK	ETH
	PS_MIO17_501	ETH_TXD0	ETH
	PS_MIO18_501	ETH_TXD1	ETH
	PS_MIO19_501	ETH_TXD2	ETH
	PS_MIO20_501	ETH_TXD3	ETH
	PS_MIO21_501	ETH_TXCTL	ETH
	PS_MIO22_501	ETH_RXCK	ETH
	PS_MIO23_501	ETH_RXD0	ETH
	PS_MIO24_501	ETH_RXD1	ETH
	PS_MIO25_501	ETH_RXD2	ETH
	PS_MIO26_501	ETH_RXD3	ETH
	PS_MIO27_501	ETH_RXCTL	ETH
	PS_MIO28_501	OTG_DATA4	USB
	PS_MIO29_501	OTG_DIR	USB
	PS_MIO30_501	OTG_STP	USB
	PS_MIO31_501	OTG_NXT	USB
	PS_MIO32_501	OTG_DATA0	USB
	PS_MIO33_501	OTG_DATA1	USB
	PS_MIO34_501	OTG_DATA2	USB
	PS_MIO35_501	OTG_DATA3	USB
	PS_MIO36_501	OTG_CLK	USB
	PS_MIO37_501	OTG_DATA5	USB
	PS_MIO38_501	OTG_DATA6	USB
	PS_MIO39_501	OTG_DATA7	USB
	PS_MIO40_501	MIO40	SD
	PS_MIO41_501	MIO41	SD
	PS_MIO42_501	MIO42	SD
	PS_MIO43_501	MIO43	SD
	PS_MIO44_501	MIO44	SD
	PS_MIO45_501	MIO45	SD
	PS_MIO46_501	PHY_LED2	
	PS_MIO47_501	RTC_INT	
	PS_MIO48_501	SCL	
	PS_MIO49_501	SDA	
	PS_MIO50_501	ETH_RST	
	PS_MIO51_501	OTG_RST	
	PS_MIO52_501	ETH_MDC	
	PS_MIO53_501	ETH_MDIO	





	Title: TE0715 - FPGA_PS-DDR		
	A4	Number: TE0715 71133-LY	Rev. 04
	Date: 2015-10-14	Copyright: Trenz Electronic GmbH / TT	Page 7 of 15
	Filename: DDR-BANK.SchDoc		



		Title: TE0715 - FPGA_Power	
		A4 Number: TE0715 71133-LY	Rev. 04
Date: 2015-10-14		Copyright: Trenz Electronic GmbH / TT	
Date: 2015-10-14		Page 8 of 15	
Filename: FGPA-POWER.SchDoc			

NOTE: B34 and B35 are HP Banks in 7030 Assembly with max 1.8V I/O Voltage

B13 48 IO, 24 LVDS Pairs
MIO0 8 IO, 3.3V
MIO1 6 IO 1.8V
ETH MDI Copper

B34 16 IO, 8 LVDS Pairs
USB OTG ETH SGMII
PLL CLK IN
GT CLK IN
GTP/GTX 4 Lanes

B34 18 IO, 9 LVDS Pairs
B35 48 IO, 24 LVDS Pairs
B35 2 IO

A

A

B





B

C

C

D

D




Title: TE0715 - B2B_Connectors		
A4	Number: TE0715 71133-LY	Rev. 04
Date: 2015-10-14	Copyright: Trenz Electronic GmbH / TT	Page9 of 15
Filename: B2B_Connector.SchDoc		

A


B

C


D




Title: TE0715 - ETH_PHY		
A4	Number: TE0715 71133-LY	Rev. 04
Date: 2015-10-14	Copyright: 2013 Trenz Electronic GmbH	Page 10 of 15
Filename: ETH-PHY.SchDoc		



Title: TE0715 - Clock and RTC		
A4	Number: TE0715 71133-LY	Rev. 04
Date: 2015-10-14	Copyright: Trenz Electronic GmbH	Page 11 of 15
Filename: Clock.SchDoc		



	Title: TE0715 - FPGA_MGT		
	A4	Number: TE0715 71133-LY	Rev. 04
	Date: 2015-10-14	Copyright: Trenz Electronic GmbH / TT	
	Page 12 of 15		
Filename: MGT.SchDoc			



	Title: TE0715 - USB_PHY	
	A4	Number: TE0715 71I33-LY
	Date: 2015-10-14	Rev. 04
	Page 13 of 15	
Copyright: 2013 Trenz Electronic GmbH		Filename: USB-PHY.SchDoc

A

A

B



B

C


C

D







D






S40-15




S40-15



Title: TE0715 - DDR3_RAM		
A4	Number: TE0715 71133-LY	Rev. 04
Date: 2015-10-14	Copyright: 2013 Trenz Electronic GmbH	Page 14 of 15
Filename: DDR3-RAM.SchDoc		



	Title: TE0715 - Power		
	A4	Number: TE0715 71133-LY	Rev. 04
	Date: 2015-10-14	Copyright: Trenz Electronic GmbH / TT	Page 15 of 15
	Filename: POWER_2.SchDoc		

1

2

3

4

A

A

B

B




C

C

D

D

- VIN ○ TP1 ● Testpoint 0.8mm
- DDR_PWR ○ TP2 ● Testpoint 0.8mm
- 1.8V ○ TP3 ● Testpoint 0.8mm
- 3.3V ○ TP4 ● Testpoint 0.8mm
- VTT ○ TP5 ● Testpoint 0.8mm
- VTTREF ○ TP6 ● Testpoint 0.8mm
- 3.3VIN ○ TP7 ● Testpoint 0.8mm
- 1.2V_MGT ○ TP8 ● Testpoint 0.8mm
- 1V ○ TP9 ● Testpoint 0.8mm
- GND TP10 ● Testpoint 0.8mm
- GND TP11 ● Testpoint 0.8mm
- GND TP12 ● Testpoint 0.8mm
- GND TP14 ● Testpoint 0.8mm
- GND TP16 ● Testpoint 0.8mm
- GND TP17 ● Testpoint 0.8mm



Title: TE0715 - Power		
A4	Number: TE0715 71133-LY	Rev. 04
Date: 2015-10-14	Copyright: Trenz Electronic GmbH / TT	Page 15 of 15
Filename: POWER.SchDoc		

1

2

3

4