

U_B12
B12.SchDoc
U_B13
B13.SchDoc
U_B14
B14.SchDoc
U_B15
B15.SchDoc
U_B16
B16.SchDoc
U_B34
B34.SchDoc

U_FPGA-MGT
FPGA-MGT.SchDoc
U_FPGA-CFG
FPGA-CFG.SchDoc
U_FPGA-MISC
FPGA-MISC.SchDoc
U_FPGA-PWR
FPGA-PWR.SchDoc


U_PWR1
PWR1.SchDoc
U_PWR2
PWR2.SchDoc

U_Clock
Clock.SchDoc








U_B2B-Connectors
B2B-Connectors.SchDoc

U_B33
B33.SchDoc

Mount.Hole 3.2mm Mount.Hole 3.2mm



Mount.Hole 3.2mm Mount.Hole 3.2mm



Title: TE0741		Rev. 01	
A4	Number: TE0741 TE0741-00-325-2CB1	Page 1 of 15	
Date: 2013-11-06	Copyright: 2013 Trenz Electronic GmbH	Page 1 of 15	
Filename: TE0741.SchDoc			

B13 48 IO, 24 LVDS Pairs
 B14 8 IO, 3.3V
 MGT 3 Lanes

B16 16 IO, 8 LVDS Pairs
 MGT 4 + 1 Lanes
 B14 4 IO, 3.3V

B15 18 IO, 9 LVDS Pairs
 B12 48 IO, 24 LVDS Pairs
 B12 2 IO

A

A

B



B

C

C

D


D



TE0720 Compatibility

MIO0 8 pins => 8 IO B14
 USB D+,D-, vbusen,otg_id => 4 IO B14
 SGMII => MGT
 MIO1(SDCARD) => MGT
 ETH MDI => MGT
 B34 => B16, MGT
 B35 => B13
 B13 => B12
 B33 => B15

Clock Capable I/O
 All pins named
 Bxx_11_X
 Bxx_12_X
 Bxx_13_X
 Bxx_14_X
 Are Clock Capable I/O's




Title: TE0741		Rev. 01
A4	Number: TE0741 TE0741-00-325-2CB1	Page2 of 15
Date: 2013-11-06	Copyright: 2013 Trenz Electronic GmbH	
Filename: B2B-Connectors.SchDoc		



B12_FIXED

B12 L11 P	
B12 L11 N	
B12 L12 P	
B12 L12 N	
B12 L13 P	
B12 L13 N	
B12 L14 P	
B12 L14 N	
B12 L19 P	
B12 L19 N	
B12 L6 P	
B12 L6 N	

K70T version does not have this bank!




Title:		TE0741	
A4	Number:	TE0741 TE0741-00-325-2CB1	Rev. 01
Date:	2013-11-06	Copyright:	2013 Trenz Electronic GmbH
Page3	of	15	
Filename:		B12.SchDoc	



Title:		TE0741	
A4	Number:	TE0741	Rev. 01
		TE0741-00-325-2CB1	
Date:	2013-11-06	Copyright:	2013 Trenz Electronic GmbH
Page	4	of	15
Filename:		B13.SchDoc	

UIF


BANK32



XC7K325T-2FBG676C

UIG



BANK33




XC7K325T-2FBG676C




Title: TE0741	
A4	Number: TE0741 TE0741-00-325-2CB1
Date: 2013-11-06	Copyright: 2013 Trenz Electronic GmbH
Rev. 01	Page5 of 15
Filename: B33.SchDoc	




Title: TE0741		Rev. 01	
A4	Number: TE0741 TE0741-00-325-2CB1	Page 5 of 15	
Date: 2013-11-06	Copyright: 2013 Trenz Electronic GmbH	Page 5 of 15	
Filename: B14.SchDoc			



Title:		TE0741	
A4	Number:	TE0741 TE0741-00-325-2CB1	Rev. 01
Date:	2013-11-06	Copyright:	2013 Trenz Electronic GmbH
Page6	of	15	
Filename:		B16.SchDoc	



Title: TE0741		Rev. 01	
A4	Number: TE0741 TE0741-00-325-2CB1	Page 7 of 15	
Date: 2013-11-06	Copyright: 2013 Trenz Electronic GmbH	Filename: B15.SchDoc	




Title: TE0741		Rev. 01	
A4	Number: TE0741 TE0741-00-325-2CB1	Page8 of 15	
Date: 2013-11-06	Copyright: 2013 Trenz Electronic GmbH	Page8 of 15	
Filename: B34.SchDoc			

1

2

3

4



Title: TE0741		
A4	Number: TE0741 TE0741-00-325-2CB1	Rev. 01
Date: 2013-11-06	Copyright: 2013 Trenz Electronic GmbH	Page9 of 15
Filename: Clock.SchDoc		







1

2




3

4




BOOTMODE = MASTER SPI => 0 0 1







Title: TE0741		Rev. 01	
A4	Number: TE0741 TE0741-00-325-2CB1	Page 10 of 15	
Date: 2013-11-06	Copyright: 2013 Trenz Electronic GmbH	Filename: FPGA-CFG.SchDoc	




XC7K325T-2FBG676C






Title: TE0741		Rev. 01	
A4	Number: TE0741 TE0741-00-325-2CB1	Page 11 of 15	
Date: 2013-11-06	Copyright: 2013 Trenz Electronic GmbH	Page 11 of 15	
Filename: FPGA-MGT.SchDoc			





	Title: TE0741	
	A4	Number: TE0741 TE0741-00-325-2CB1
	Date: 2013-11-06	Copyright: 2013 Trenz Electronic GmbH
	Page 12 of 15	Rev. 01
Filename: FPGA-MISC.SchDoc		



		Title: TE0741	
		A4	Number: TE0741 TE0741-00-325-2CB1
Date: 2013-11-06		Copyright: 2013 Trenz Electronic GmbH	
Filename: FPGA-PWR.SchDoc		Page 13 of 15	




Title: TE0741		Rev. 01	
A4	Number: TE0741 TE0741-00-325-2CB1	Page 14 of 15	
Date: 2013-11-06	Copyright: 2013 Trenz Electronic GmbH	Page 14 of 15	
Filename: PWR1.SchDoc			



U15B

1	NC	NC	17
2	NC	NC	18
3	NC	NC	19
4	NC	NC	29
5	NC	NC	30
6	NC	NC(SW)	31
7	NC	NC(SW)	52
8	NC	NC	53
9	NC	NC	67
10	NC	NC	70
11	NC	NC(SW)	71
12	NC	NC(SW)	72
13	NC	NC	73
14	NC	NC	74
15	NC	NC	75
16	NC	NC	76

EN63A0QI



Title: TE0741		
A4	Number: TE0741 TE0741-00-325-2CB1	Rev. 01
Date: 2013-11-06	Copyright: 2013 Trenz Electronic GmbH	Page 15 of 15
Filename: PWR2.SchDoc		