

1

2

3

4

REV	Description	
-01	Initial revision	MT

A

A

B

B

C

C

D

D



Title: TEG2000 - Changes list		
A4	Number: TEG2000 P001	Rev. 01
Date: 08-Aug-23	Copyright: Trenz Electronic GmbH	Page 1 of 10
Filename: Revision_Changes.SchDoc		


1

2

3


4

System Overview



TEG2000.SchDoc
 FPGA-PWR.SchDoc

Power Sequence



Supported Voltage Ranges:

Power Rail	Direction	Range	Tolerance	Description	Note
VIN	IN	3.3 - 5.0V	+/-5%	Micromodule Power	-
3.3VIN	IN	3.3V	+/-5%	Micromodule Power	-
VCCIOA	IN	1.1 - 2.7V	+/-3%	IO Banks NB/EB/EA	-
VCCIOC	IN	1.1 - 2.7V	+/-3%	IO Bank SA	-
VCCIOD	IN	1.1 - 2.7V	+/-5%	IO Banks NA/WB/WC	-
1.8V	OUT	1.8V	+/-3%	Power for Carrier	-
3.3V	OUT	3.3V	+/-5%	Power for Carrier	-

Title: TEG2000 - System Overview		
A4	Number: TEG2000 P001	Rev. 01
Date: 04-Sep-23	Copyright: Trenz Electronic GmbH	Page 2 of 10
Filename: Overview.SchDoc		

1

2


3

4


A

A

Mount.Hole 3.2mm Mount.Hole 3.2mm



Mount.Hole 3.2mm Mount.Hole 3.2mm



Serial
Serial
Serialnumber 6,3 x 6.3mm

LOGO
TE Logo PRINT Layer

LOGO PRINT

CE
CE Logo on Top Overlay

CE-TOPOVERLAY

RoHS
RoHS Logo on Top Overlay



RoHS-TOPOVERLAY

WEEE
WEEE Logo on Top Overlay

WEEE-TOPOVERLAY

Special notes:

Top of Board




B

B

C


C

PM1 PM4




FIDU-DOT - mini FIDU-DOT - mini

PM2 PM5



FIDU-DOT - mini FIDU-DOT - mini

PM3 PM6



FIDU-DOT - mini FIDU-DOT - mini

1

2

3

4

D

D


Assembly variant	P001
Created by	MT
Modified by	
Modified at	
SVN Revision	18871

Title: TEG2000		
A4	Number: TEG2000 P001	Rev. 01
Date: 04-Sep-23	Copyright: Trenz Electronic GmbH	Page 3 of 10
Filename: TEG2000.SchDoc		



Bank_EA: 18 Single ended, 9 Differential pairs, Variable VCCIOA
 Bank_EB: 18 Single ended, 9 Differential pairs, Variable VCCIOA
 Bank_NB: 12 Single ended, 6 Differential pairs, Variable VCCIOA
 Bank_SB: 6 MIO Pins, 1.8V Fixed VCCIO
 Bank_SB: 8 MIO Pins, 3.3V Fixed VCCIO
 SerDes: 1 Lane

Bank_SA: 18 Single ended, 9 Differential pairs, Variable VCCIOC
 Bank_WB: 18 Single ended, 9 Differential pairs, Variable VCCIOD
 Bank_WC: 18 Single ended, 9 Differential pairs, Variable VCCIOD
 Bank_NA: 14 Single ended, 6 Differential pairs, Variable VCCIOD
 JTAG: 4 Pins 3.3V












- VCCIOA 1.1..2.7V
- VCCIOC 1.1..2.7V
- VCCIOD 1.1..2.7V
- Group 1 0..VCCIOA
- Group 3 0..VCCIOC
- Group 4 0..VCCIOD
- Group 5 0..1.8V
- Group 6 0..3.3V
- Group 7 SerDes
- Special
- PWR_in
- PWR_out












Some information about Trenz modules compatibility and differences [here](#)




Title: TEG2000 - B2B Connectors		
A4	Number: TEG2000 P001	Rev. 01
Date: 29-Aug-23	Copyright: Trenz Electronic GmbH	Page 4 of 10
Filename: B2B-Connectors.SchDoc		



Title: TEG2000 - Banks NA/WB/WC/SA		
A4	Number: TEG2000 P001	Rev. 01
Date: 16-Aug-23	Copyright: Trenz Electronic GmbH	Page 5 of 10
Filename: IOBANKS0.SchDoc		




Title: TEG2000 - Banks NB/EB/EA/SB		
A4	Number: TEG2000 P001	Rev. 01
Date: 04-Sep-23	Copyright: Trenz Electronic GmbH	Page 6 of 10
Filename: IOBANKS1.SchDoc		



R20 populated: FPGA reset driven by an external logic through PROG_B
 R20 not populated: FPGA reset using internal POR
 See R26 and R49 also



Title: TEG2000 - Configuration		
A4	Number: TEG2000 P001	Rev. 01
Date: 06-Sep-23	Copyright: Trenz Electronic GmbH	Page 7 of 10
Filename: FPGA-CFG.SchDoc		



Title: TEG2000 - MGT		
A4	Number: TEG2000 P001	Rev. 01
Date: 05-Sep-23	Copyright: Trenz Electronic GmbH	Page 8 of 10
Filename: FPGA-MGT.SchDoc		

1

2

3

4

A

A

B



B

C


C

D

D



CCGM1A1 NOT CHECKED!!!



CCGM1A1 NOT CHECKED!!!

R29 and R30 for GateMate chips compatibility







Title: TEG2000 - FPGA PWR		
A4	Number: TEG2000 P001	Rev. 01
Date: 22-Aug-23	Copyright: Trenz Electronic GmbH	Page 9 of 10
Filename: FPGA-PWR.SchDoc		

1


2

3

4



R39 populated: FPGA reset driven by an external logic through PROG_B
 R39 not populated: FPGA reset using internal POR
 See R20 and R26 also

		Title: TEG2000 - POWER	
		A4	Number: TEG2000 P001
Date: 29-Aug-23		Copyright: Trenz Electronic GmbH	
Filename: PWR.SchDoc		Page 10 of 10	