

Regarding the usage of our schematics and alike documentation for Trenz module TEM0007.

Project is protected under copyright and we strongly and strictly prohibit the reverse engineering or recreation, even if the design is just adapted or modified. TEM0007 is protected under such right and in case of plagiarism we will have to do anything necessary in order to protect our assets.

Schematics and other handouts serve for informational purposes only!




Title: <b>TEM0007 - Legal Notices</b>		
A4	Number: <b>TEM0007 CHE11-A</b>	Rev. <b>01</b>
Date: <b>2021-08-01</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>1</b> of <b>17</b>
Filename: <b>Legal Notices Modules.SchDoc</b>		


- B2B\_Connector
- B2B\_Connector.SchDoc
- CPLD
- CPLD.SchDoc
- FPGA1
- FPGA1.SchDoc
- FPGA2
- FPGA2.SchDoc
- FPGA3
- FPGA3.SchDoc
- FPGA4
- FPGA4.SchDoc
- FPGA5
- FPGA5.SchDoc
- FPGA6
- FPGA6.SchDoc
- FPGA\_PWR
- FPGA\_PWR.SchDoc
- LPDDR4
- LPDDR4.SchDoc
- ETH-PHY
- ETH-PHY.SchDoc
- USB-PHY
- USB-PHY.SchDoc
- POWER1
- POWER1.SchDoc
- POWER2
- POWER2.SchDoc

UKCA1  
UKCA Logo on Top Overlay


CE1  
CE Logo on Top Overlay




- +3.3V ○ TP1 Testpoint 0.8mm
- +2.5V ○ TP2 Testpoint 0.8mm
- +2.5V\_XCVR ○ TP3 Testpoint 0.8mm
- +1.8V ○ TP4 Testpoint 0.8mm
- +1.1V\_LPDDR4 ○ TP6 Testpoint 0.8mm
- +1.0V ○ TP7 Testpoint 0.8mm
- VDDAUX1 ○ TP8 Testpoint 0.8mm
- AVDD18 ○ TP9 Testpoint 0.8mm
- AVDD33 ○ TP10 Testpoint 0.8mm
- DVDD1V0 ○ TP11 Testpoint 0.8mm
- VCCIOB\_SW ○ TP12 Testpoint 0.8mm
- +2.5V\_VDDA ○ TP13 Testpoint 0.8mm
- +1.0V\_VDDA ○ TP14 Testpoint 0.8mm
- +2.5V\_VDD ○ TP15 Testpoint 0.8mm



Top of Board



Serial1  
Serial  
Serialnumber 6,3 x 6.3mm



Title: TEM0007		
A4	Number: TEM0007 CHE11-A	Rev. 01
Date: 21.06.2022	Copyright: Trenz Electronic GmbH	Page 2 of 17
Filename: TEM0007.SchDoc		

### SD ETH




B1: 48 IO, 24 Differential Pairs, VCCI0B Fixed VCCI0  
B4: 8 GPIO, 3.3 V Fixed VCCI0

### USB MGT SGMII


B1: 16 IO, 8 Differential Pairs, VCCI0D Fixed VCCI0

### JTAG: 3.3V Levels

B1: 36 IO, 18 Differential Pairs, VCCI0B Fixed VCCI0  
B0: 18 IO, 9 Differential Pairs, VCCI0D Fixed VCCI0





- FPGA SoC Notes:
- NC Signals are not connected for MPFS025T
  - NC1 Signals are not connected for MPFS025T and GPIOXX: XX differs for MPFS095T / MPFS160T / MPFS250T
  - DF1 GPIOXX: XX for MPFS095T / MPFS160T / MPFS250T differs from MPFS025T
  - DF2 GPIOXX: XX differs for MPFS025T / MPFS095T / MPFS160T / MPFS250T
  - DF3 HSI0XX: XX differs for MPFS025T / MPFS095T / MPFS160T / MPFS250T



Title: TEM007 - B2B_Connector		
A4	Number: TEM007 CHE11-A	Rev. 01
Date: 02.02.2023	Copyright: Trenz Electronic GmbH	Page 3 of 17
Filename: B2B_Connector.SchDoc		

Attention: Consider the I/O Glitch issues in document DS60001681A!




		Title: TEM0007 - CPLD	
		A4	Number: TEM0007 CHE11-A
Date: 21.06.2022		Copyright: Trenz Electronic GmbH	
Filename: CPLD.SchDoc		Page 4 of 17	

Attention:

1.) Consider the I/O Glitch issues in document DS60001681A!

2.) Using LVDS in HSIO bank needs an externally 100 Ohm resistor according to DS60001681A!



Title: TEM0007 - FPGA1		
A4	Number: TEM0007 CHE11-A	Rev. 01
Date: 02.02.2023	Copyright: Trenz Electronic GmbH	Page 5 of 17
Filename: FPGA1.SchDoc		

Attention: Consider the I/O Glitch issues in document DS60001681A!

GPIO  
1.2 V / 1.5 V / 1.8 V / 2.5 V / 3.3 V

### GPIO

A

A

B


B

C

C

D

D



MPFS250T-FCVG484E



#### FPGA SoC Notes:

- NC Signals are not connected for MPFS025T
- NC1 Signals are not connected for MPFS025T and GPIOXX: XX differs for MPFS095T / MPFS160T / MPFS250T
- DF1 GPIOXX: XX for MPFS095T / MPFS160T / MPFS250T differs from MPFS025T
- DF2 GPIOXX: XX differs for MPFS025T / MPFS095T / MPFS160T / MPFS250T



Title: TEM007 - FPGA2		
A4	Number: TEM007 CHE11-A	Rev. 01
Date: 02.02.2023	Copyright: Trenz Electronic GmbH	Page 6 of 17
Filename: FPGA2.SchDoc		

Attention: Consider the I/O Glitch issues in document DS60001681A!




A


B

C

D



0: SPI Off 1: SPI On  
0: SPI Slave 1: SPI Master



Title: TEM0007 - FPGA3		
A4	Number: TEM0007 CHE11-A	Rev. 01
Date: 02.02.2023	Copyright: Trenz Electronic GmbH	Page 7 of 17
Filename: FPGA3.SchDoc		


1

2

3


4

Attention: Consider the I/O Glitch issues in document DS60001681A!



	Title: TEM0007 - FPGA4		
	A4	Number: TEM0007 CHE11-A	Rev. 01
	Date: 02.02.2023	Copyright: Trenz Electronic GmbH	Page 8 of 17
	Filename: FPGA4.SchDoc		





Title: TEM007 - FPGA5		
A4	Number: TEM007 CHE11-A	Rev. 01
Date: 02.02.2023	Copyright: Trenz Electronic GmbH	Page 9 of 17
Filename: FPGA5.SchDoc		

A

B

C





D

A

B

C




D



Bank 6 MSS DDR  
(continued)



Title: TEM0007 - FPGA6		
A4	Number: TEM0007 CHE11-A	Rev. 01
Date: 21.06.2022	Copyright: Trenz Electronic GmbH	Page 10 of 17
Filename: FPGA6.SchDoc		




Both VDDA and VDD\_XCVR\_CLK supplies must be powered when any of the transceivers are used. VDD\_XCVR\_CLK must power on within the I/O calibration time (as specified for the device in Libero). VDDA and VDD\_XCVR\_CLK must both then remain powered during operation. If VDDA needs to be powered down, VDD\_XCVR\_CLK must also be powered down. There is no required sequence for powering up or down VDDA and VDD\_XCVR\_CLK.

There are no sequencing requirements for the power supplies. However, VDDI3 and must be valid at same time as the main supplies. The other I/O supplies (VDDI, VDDAUX) have no effect on power-up of FPGA fabric (that is, the fabric still powers up even if the I/O supplies of some I/O banks remain powered off).


VDD - For fabric core and transceiver/PCIe blocks.  
 VDD18 - For fabric programming and RC oscillators.  
 VDD25 - For corner phase-locked loop (PLLs) and on-chip non-volatile memory (sNVM).  
 VDDIx - For I/O banks.  
 VDDAUXx - For GPIO and HSIO banks.  
 VDDA - For transceiver.  
 VDDA25 - For transceiver PLLs.  
 VDD\_XCVR\_CLK - For transceiver reference clock input buffers.



Title: TEM007 - FPGA_PWR		
A4	Number: TEM007 CHE11-A	Rev. 01
Date: 21.06.2022	Copyright: Trenz Electronic GmbH	Page 11 of 17
Filename: FPGA_PWR.SchDoc		




Title: TEM007 - LPDDR4		
A4	Number: TEM007 CHE11-A	Rev. 01
Date: 21.06.2022	Copyright: Trenz Electronic GmbH	Page 12 of 17
Filename: LPDDR4.SchDoc		



Title: TEM007 - ETH-PHY		
A4	Number: TEM007 CHE11-A	Rev. 01
Date: 02.02.2023	Copyright: Trenz Electronic GmbH	Page 13 of 17
Filename: ETH-PHY.SchDoc		

	USB3320:	USB3340:
R49	0R	DNP
R55	0R	DNP
R58	0R	DNP
C268	4.7 uF	1.0 uF
C269	0.1 uF	1.0 uF
C270	0.1 uF	1.0 uF




	Title: TEM0007 - USB-PHY	
	A4	Number: TEM0007 CHE11-A
	Date: 02.02.2023	Copyright: Trenz Electronic GmbH
	Filename: USB-PHY.SchDoc	

Rev. 01



Page 14 of 17

## Recommended Power Supply Sequencing



The final power sequende depends on the CPLD.




## Power Supply Structure



## Needed for IO Glitch Prevention!








VINA -> OUT for VCCIOB < 2.03 V  
VINB -> OUT for VCCIOB > 2.03 V




VCCIOB < 2.03 V → RESET# = SEL = L → VOUT = VINA = +2.5 V  
VCCIOB > 2.03 V → RESET# = SEL = H → VOUT = VINB = VCCIOB



Title: TEM007 - POWER1		
A4	Number: TEM007 CHE11-A	Rev. 01
Date: 02.02.2023	Copyright: Trenz Electronic GmbH	Page 15 of 17
Filename: POWER1.SchDoc		



			Title: TEM007 - POWER2	
			A4	Number: TEM007 CHE11-A
Date: 02.02.2023		Copyright: Trenz Electronic GmbH		Page 16 of 17
Filename: POWER2.SchDoc				



1

2

3

4

A

A

REV	DATE	Description	
-05	2023-09-04	Initial revision 1. Changed power switch U16 from FPF1321BUCX to FPF1320UCX. 2. Updated revision history.	ED ED

B


B

C

C

D

D

			Title: TEM0007 - Revision Changes List		
			A4	Number: TEM0007 CHE11-A	Rev. 01
Date: 2021-10-22		Copyright: Trenz Electronic GmbH		Page 17 of 17	
Drawn by:			Filename: Revision Changes.SchDoc		

1

2

3

4