



TE0729 Test Board

Revision v.6

Exported on 2024-06-27

Online version of this document:

<https://wiki.trenz-electronic.de/display/PD/TE0729+Test+Board>

1 Table of Contents

| | | |
|-------|-------------------------------------|----|
| 1 | Table of Contents | 2 |
| 2 | Table of Figures | 4 |
| 3 | Table of Tables | 5 |
| 4 | Overview | 6 |
| 4.1 | Key Features | 6 |
| 4.2 | Revision History | 6 |
| 4.3 | Release Notes and Know Issues | 7 |
| 4.4 | Requirements | 7 |
| 4.4.1 | Software | 7 |
| 4.4.2 | Hardware | 7 |
| 4.5 | Content | 8 |
| 4.5.1 | Design Sources | 8 |
| 4.5.2 | Additional Sources | 9 |
| 4.5.3 | Prebuilt | 9 |
| 4.5.4 | Download | 10 |
| 5 | Design Flow | 11 |
| 6 | Launch | 13 |
| 6.1 | Programming | 13 |
| 6.1.1 | Get prebuilt boot binaries | 13 |
| 6.1.2 | QSPI | 13 |
| 6.1.3 | SD | 13 |
| 6.1.4 | JTAG | 14 |
| 6.2 | Usage | 14 |
| 6.2.1 | Linux | 14 |
| 6.2.2 | Vivado HW Manager | 14 |
| 7 | System Design - Vivado | 16 |
| 7.1 | Block Design | 16 |
| 7.1.1 | PS Interfaces | 17 |
| 7.2 | Constrains | 18 |
| 7.2.1 | Basic module constrains | 18 |
| 7.2.2 | Design specific constrain | 19 |
| 8 | Software Design - Vitis | 20 |
| 8.1 | Application | 20 |
| 8.1.1 | zynq_fsbl | 20 |
| 8.1.2 | zynq_fsbl_flash | 20 |
| 8.1.3 | hello_te0729 | 20 |
| 8.1.4 | u-boot | 20 |
| 9 | Software Design - PetaLinux | 21 |
| 9.1 | Config | 21 |
| 9.2 | U-Boot | 21 |

| | | |
|-------|---|----|
| 9.3 | Device Tree | 21 |
| 9.4 | Kernel..... | 23 |
| 9.5 | Rootfs..... | 23 |
| 9.6 | Applications..... | 24 |
| 9.6.1 | startup | 24 |
| 9.6.2 | webfwu | 24 |
| 9.7 | Core..... | 24 |
| 9.7.1 | init-ifupdown..... | 24 |
| 10 | Additional Software | 25 |
| 11 | Appx. A: Change History and Legal Notices | 26 |
| 11.1 | Document Change History..... | 26 |
| 11.2 | Legal Notices | 26 |
| 11.3 | Data Privacy..... | 26 |
| 11.4 | Document Warranty..... | 26 |
| 11.5 | Limitation of Liability..... | 26 |
| 11.6 | Copyright Notice | 27 |
| 11.7 | Technology Licenses..... | 27 |
| 11.8 | Environmental Protection | 27 |
| 11.9 | REACH, RoHS and WEEE | 27 |

2 Table of Figures

| | |
|---|----|
| Figure 1: Vivado Hardware Manager | 15 |
| Figure 2: Block Design | 16 |

3 Table of Tables

| | |
|---|----|
| Table 1: Design Revision History | 6 |
| Table 2: Known Issues..... | 7 |
| Table 3: Software | 7 |
| Table 4: Hardware Modules..... | 7 |
| Table 5: Hardware Carrier..... | 8 |
| Table 6: Additional Hardware..... | 8 |
| Table 7: Design sources | 8 |
| Table 8: Additional design sources | 9 |
| Table 9: Prebuilt files (only on ZIP with prebuilt content) | 9 |
| Table 10: PS Interfaces..... | 17 |

4 Overview

TE0729 Basic-System with Watchdog example via VIO Interface.

Refer to <http://trenz.org/te0729-info> for the current online version of this manual and other available documentation.

4.1 Key Features

- Vitis/Vivado 2019.2
- PetaLinux
- SD
- ETH (1 x 1 GBit, 2 x 100 MBit)
- USB
- I2C
- RTC
- Watchdog Test example over VIO
- Modified FSBL to select optional eMMC instead of SD
- Special FSBL for QSPI programming

4.2 Revision History

| Date | Vivado | Project Built | Authors | Description |
|------------|--------|---|---------------|---|
| 2020-10-01 | 2019.2 | TE0729-test_board_noprebuilt-vivado_2019.2-build_15_20201001141241.zip TE0729-test_board-vivado_2019.2-build_15_20201001141230.zip | John Hartfiel | <ul style="list-style-type: none"> • Vitis update • FSBL template update • Petalinux webfwu, interface features • uboot doesn't check qspi for environment • new Script Features |
| 2018-07-16 | 2018.2 | TE0729-test_board-vivado_2018.2-build_02_20180716161110.zip TE0729-test_board_noprebuilt-vivado_2018.2-build_02_20180716161138.zip | John Hartfiel | <ul style="list-style-type: none"> • initial release |

Table 1: Design Revision History

4.3 Release Notes and Know Issues

| Issues | Description | Workaround | To be fixed version |
|-----------------|-------------|------------|---------------------|
| No known issues | --- | --- | --- |

Table 2: Known Issues

4.4 Requirements

4.4.1 Software

| Software | Version | Note |
|---------------------|---------|--|
| Vitis | 2019.2 | needed, Vivado is included into Vitis installation |
| PetaLinux | 2019.2 | needed |
| SI ClockBuilder Pro | --- | optional |

Table 3: Software

4.4.2 Hardware

Basic description of TE Board Part Files is available on [TE Board Part Files](#).¹

Complete List is available on <design name>/board_files/*_board_files.csv

Design supports following modules:

| Module Model | Board Part Short Name | PCB Revision Support | DDR | QSPI Flash | EMMC | Others | Notes |
|---------------|-----------------------|----------------------|--------|------------|------|----------------------------------|-------|
| TE0729-02-2IF | 2if_512mb | REV02, REV01 | 512 MB | 32MB | | 2IF-K is the same with head sink | |

¹ <https://wiki.trenz-electronic.de/display/PD/TE+Board+Part+Files>

| Module Model | Board Part Short Name | PCB Revision Support | DDR | QSPI Flash | EMMC | Others | Notes |
|--------------------|-----------------------|----------------------|--------|------------|----------------------------------|------------|-------|
| TE0729-0 2-2IR | 2ir_512mb | REV02 | 512 MB | 32MB | PL ETHs, RTC are no assembled | | |
| TE0729-0 2-2IRA | 2ir_512mb | REV02 | 512 MB | 32MB | PL ETHs, RTC are no assembled | ISSI Flash | |

Table 4: Hardware Modules

Design supports following carriers:

| Carrier Model | Notes |
|---------------|----------------------------|
| TEB0729 | Used as reference carrier. |

Table 5: Hardware Carrier

Additional HW Requirements:

| Additional Hardware | Notes |
|-------------------------|--|
| USB Cable for JTAG/UART | Check Carrier Board and Programmer for correct typ |
| XMOD Programmer | Carrier Board dependent, only if carrier has no own FTDI |

Table 6: Additional Hardware

4.5 Content

For general structure and of the reference design, see [Project Delivery - AMD devices](https://wiki.trenz-electronic.de/display/PD/Project+Delivery+-+AMD+devices)²

4.5.1 Design Sources

| Type | Location | Notes |
|--------|--------------------------------|--|
| Vivado | <design name>/ block_design | Vivado Project will be generated by TE Scripts |

² <https://wiki.trenz-electronic.de/display/PD/Project+Delivery+-+AMD+devices>

| Type | Location | Notes |
|-----------|---|---|
| | <design name>/constraints <design name>/ip_lib | |
| Vitis | <design name>/sw_lib | Additional Software Template for Vitis and apps_list.csv with settings automatically for Vitis app generation |
| PetaLinux | <design name>/os/ petalinux | PetaLinux template with current configuration |

Table 7: Design sources

4.5.2 Additional Sources

| Type | Location | Notes |
|---------|------------------------|--|
| init.sh | <design name>/misc/sd/ | Additional Initialization Script for Linux |

Table 8: Additional design sources

4.5.3 Prebuilt

| File | File-Extension | Description |
|---------------------------------------|----------------|--|
| BIF-File | *.bif | File with description to generate Bin-File |
| BIN-File | *.bin | Flash Configuration File with Boot-Image (Zynq-FPGAs) |
| BIT-File | *.bit | FPGA (PL Part) Configuration File |
| DebugProbes-File | *.ltx | Definition File for Vivado/Vivado Labtools Debugging Interface |
| Diverse Reports | --- | Report files in different formats |
| Hardware-Platform-Specification-Files | *.xsa | Exported Vivado Hardware Specification for Vitis and PetaLinux |

| File | File-Extension | Description |
|---------------------------|----------------|--|
| LabTools Project-File | *.lpr | Vivado Labtools Project File |
| OS-Image | *.ub | Image with Linux Kernel (On Petalinux optional with Devicetree and RAM-Disk) |
| Software-Application-File | *.elf | Software Application for Zynq or MicroBlaze Processor Systems |

Table 9: Prebuilt files (only on ZIP with prebuilt content)

4.5.4 Download

Reference Design is only usable with the specified Vivado/Vitis/PetaLinux version. Do never use different Versions of Xilinx Software for the same Project.

Reference Design is available on:

- [TE0729 "Test Board" Reference Design³](https://shop.trenz-electronic.de/Download/?path=Trenz_Electronic/Modules_and_Module_Carriers/5.2x7.6/TE0729/Reference_Design/2019.2/test_board)

³ https://shop.trenz-electronic.de/Download/?path=Trenz_Electronic/Modules_and_Module_Carriers/5.2x7.6/TE0729/Reference_Design/2019.2/test_board

5 Design Flow

! Reference Design is available with and without prebuilt files. It's recommended to use TE prebuilt files for first lunch.

Trenz Electronic provides a tcl based built environment based on Xilinx Design Flow.

See also:

- [AMD Development Tools](#)⁴
- [Vivado Projects - TE Reference Design](#)⁵
- [Project Delivery](#).⁶

The Trenz Electronic FPGA Reference Designs are TCL-script based project. Command files for execution will be generated with "_create_win_setup.cmd" on Windows OS and "_create_linux_setup.sh" on Linux OS.

TE Scripts are only needed to generate the vivado project, all other additional steps are optional and can also be executed by Xilinx Vivado/SDK GUI. For currently Scripts limitations on Win and Linux OS see: [Project Delivery Currently limitations of functionality](#)⁷

1. _create_win_setup.cmd/_create_linux_setup.sh and follow instructions on shell:

```

C:\WINDOWS\system32\cmd.exe
B:\Design\cores\xilinx\2019.2\design\TE0729\test_board>setlocal
-----Set design paths-----
-- Run Design with: _create_win_setup
-- Use Design Path: B:\Design\cores\xilinx\2019.2\design\TE0729\test_board
-----TE Reference Design-----
-- (c) Go to CMD-File Generation (Manual setup)
-- (d) Go to Documentation (Web Documentation)
-- (x) Exit Batch (nothing is done!)
-- (0) Module selection guide, project creation...prebuilt export...
-- (1) Create minimum setup of CMD-Files and exit Batch
-- (2) Create maximum setup of CMD-Files and exit Batch
-- (3) (internal only) Dev
-- (4) (internal only) Prod
Select (ex..'0' for module selection guide):

```

2. Press 0 and enter to start "Module Selection Guide"
3. (optional Win OS) Generate Virtual Drive or use short directory for the reference design (for example x: \<design name>)
4. Create Project (follow instruction of the product selection guide), settings file will be configured automatically during this process
 - a. (optional for manual changes) Select correct device and Xilinx install path on "design_basic_settings.cmd" and create Vivado project with "vivado_create_project_guiemode.cmd"

Note: Select correct one, see also [TE Board Part Files](#)⁸
5. Create XSA and export to prebuilt folder
 - a. Run on Vivado TCL: TE::hw_build_design -export_prebuilt

Note: Script generate design and export files into \prebuilt\hardware\<short dir>. Use GUI is the same, except file export to prebuilt folder
6. Create Linux (uboot.elf and image.ub) with exported XSA

4 <https://wiki.trenz-electronic.de/display/PD/AMD+Development+Tools#AMDDDevelopmentTools-XilinxSoftware-BasicUserGuides>

5 <https://wiki.trenz-electronic.de/display/PD/Vivado+Projects+-+TE+Reference+Design>

6 <https://wiki.trenz-electronic.de/display/PD/Project+Delivery+-+AMD+devices>

7 <https://wiki.trenz-electronic.de/display/PD/Project+Delivery+-+AMD+devices#ProjectDeliveryAMDdevices-Currentlylimitationsoffunctionality>

8 <https://wiki.trenz-electronic.de/display/PD/TE+Board+Part+Files>


- a. XSA is exported to "prebuilt\hardware\"
Note: HW Export from Vivado GUI create another path as default workspace.
Create Linux images on VM, see [PetaLinux KICKstart](#)⁹
 - i. Use TE Template from /os/petalinux
7. Add Linux files (uboot.elf and image.ub) to prebuilt folder
 - a. "prebuilt\os\petalinux\" or "prebuilt\os\petalinux\"
8. Generate Programming Files with Vitis
 - a. Run on Vivado TCL: TE::sw_run_vitis -all
Note: Scripts generate applications and bootable files, which are defined in "sw_lib\apps_list.csv"
 - b. (alternative) Start SDK with Vivado GUI or start with TE Scripts on Vivado TCL: TE::sw_run_vitis
Note: TCL scripts generate also platform project, this must be done manually in case GUI is used. See [Vitis](#)¹⁰

⁹ <https://wiki.trenz-electronic.de/display/PD/PetaLinux+KICKstart>

¹⁰ <https://wiki.trenz-electronic.de/display/PD/Vitis>

6 Launch

6.1 Programming

 Check Module and Carrier TRMs for proper HW configuration before you try any design.

Xilinx documentation for programming and debugging: [Vivado/SDK/SDSoC-Xilinx Software Programming and Debugging](#)¹¹

6.1.1 Get prebuilt boot binaries

1. `_create_win_setup.cmd/_create_linux_setup.sh` and follow instructions on shell
2. Press 0 and enter to start "Module Selection Guide"
 - a. Select assembly version
 - b. Validate selection
 - c. Select Create and open delivery binary folder
Note: Folder (`<project folder>/_binaries_<Artikel Name>`) with subfolder (`boot_<app name>`) for different applications will be generated

6.1.2 QSPI

Optional for Boot.bin on QSPI Flash and image.ub on SD.

1. Connect JTAG and power on carrier with module
2. Open Vivado Project with "`vivado_open_existing_project_gui mode.cmd`" or if not created, create with "`vivado_create_project_gui mode.cmd`"
3. Type on Vivado TCL Console: `TE::pr_program_flash -swapp u-boot`
Note: To program with SDK/Vivado GUI, use special FSBL (`zynqmp_fsb_flash`) on setup optional "`TE::pr_program_flash -swapp hello_te0820`" possible
4. Copy image.ub on SD-Card
 - use files from (`<project folder>/_binaries_<Artikel Name>/boot_linux`) from generated binary folder, see: [Get prebuilt boot binaries \(see page 13\)](#)
 - or use prebuilt file location, see `<design_name>/prebuilt/readme_file_location.txt`
5. Insert SD-Card

6.1.3 SD

1. Copy image.ub and Boot.bin on SD-Card
 - use files from (`<project folder>/_binaries_<Artikel Name>/boot_linux`) from generated binary folder, see: [Get prebuilt boot binaries \(see page 13\)](#)
 - or use prebuilt file location, see `<design_name>/prebuilt/readme_file_location.txt`
2. Set Boot Mode to SD-Boot.
 - Depends on Carrier, see carrier TRM.
3. Insert SD-Card in SD-Slot.

¹¹ <https://wiki.trenz-electronic.de/display/PD/AMD+Development+Tools#AMDDDevelopmentTools-XilinxSoftwareProgrammingandDebugging>

6.1.4 JTAG

Not used on this Example.

6.2 Usage

1. Prepare HW like described on section [Programming](#) (see page 13)
2. Connect UART USB (most cases same as JTAG)
3. Select SD Card as Boot Mode
Note: See TRM of the Carrier, which is used.
4. Power On PCB
Note: 1. Zynq Boot ROM loads FSBL from SD into OCM, 2. FSBL loads U-boot from SD into DDR, 3. U-boot load Linux from SD into DDR

6.2.1 Linux


1. Open Serial Console (e.g. putty)
 - a. Speed: 115200
 - b. COM Port: Win OS, see device manager, Linux OS see `dmesg |grep tty` (UART is *USB1)
2. Linux Console:
Note: Wait until Linux boot finished For Linux Login use:
 - a. User Name: root
 - b. Password: root
3. You can use Linux shell now.
 - a. I2C 0 Bus type: `i2cdetect -y -r 0`
 - b. I2C 0 Bus type: `i2cdetect -y -r 1`
 - c. ETH0 works with udhcpc
 - d. ETH1 works with udhcpc
 - e. ETH2 works with udhcpc
 - f. RTC check: `dmesg | grep rtc`
 - g. USB: insert USB Stick or lsusb
4. Option Features
 - a. Webserver to get access to Zynq
 - i. insert IP on web browser to start web interface
 - b. init.sh scripts
 - i. add init.sh script on SD, content will be load automatically on startup (template included in ./misc/SD)

6.2.2 Vivado HW Manager

Open Vivado HW-Manager and add VIO signal to dashboard (*.ltx located on prebuilt folder)

- Control:
 - "WDI_EN" and "WDI_HIT_*_EN_CLK" enables FPGA watchdog control.
 - Force WD to system reboot:
 - i. Check on Hardware window VIO status is ok. (right click on vio symbol and click "commit output values to VIO core" for update).
 - ii. Enable one of the "WDI_HIT_*_EN_CLK" signals
 - iii. Enable "WDI_EN"
 - iv. To force system to reboot, disable WDI_HIT clocks.
- Monitoring:

- Set radix for "fm_*" signals to unsigned integer to see frequ in Hz.
- "fm_*" shows some clk frequencies (unit Hz). Note: inaccurate Reference CLK is used for frequency measurement.



The screenshot shows the Vivado Hardware Manager interface. On the left, the 'Hardware' window displays a tree view of the hardware components. On the right, the 'hw_vios' dashboard is open, showing a table of signals and their properties.

| Name | Value | Activity | Direction | VIO |
|--|--------------|----------|-----------|----------|
| > zsys_iWD_CTRL/fm_psfclk0_50mhz[31:0] | [U] 48064069 | ↕ | Input | hw_vio_1 |
| > zsys_iWD_CTRL/fm_wdi_max_1p03mhz[31:0] | [U] 1031249 | | Input | hw_vio_1 |
| > zsys_iWD_CTRL/fm_wdi_min_982khz[31:0] | [U] 1 | | Input | hw_vio_1 |
| > zsys_iWD_CTRL/fm_wdi_set[31:0] | [U] 64452 | | Input | hw_vio_1 |
| zsys_iWD_CTRL/iabtools_fmeter_0_update | [B] 0 | ↕ | Input | hw_vio_1 |
| zsys_iWD_CTRL/WDI_EN | [B] 1 | | Output | hw_vio_1 |
| zsys_iWD_CTRL/WDI_HIT_0_EN_MAX_CLK | [B] 0 | | Output | hw_vio_1 |
| zsys_iWD_CTRL/WDI_HIT_1_EN_CLK | [B] 1 | | Output | hw_vio_1 |
| zsys_iWD_CTRL/WDI_HIT_2_EN_CLK | [B] 0 | | Output | hw_vio_1 |
| zsys_iWD_CTRL/WDI_HIT_3_EN_CLK | [B] 0 | | Output | hw_vio_1 |
| zsys_iWD_CTRL/WDI_HIT_4_EN_MINCLK | [B] 0 | | Output | hw_vio_1 |

Figure 1: Vivado Hardware Manager

7 System Design - Vivado

7.1 Block Design





Figure 2: Block Design

R Variant:



7.1.1 PS Interfaces

| Type | Note |
|------|------|
| Typ | Note |
| DDR | |
| QSPI | MIO |
| SD0 | MIO |
| I2C0 | MIO |
| I2C1 | MIO |

| Type | Note |
|-----------|------|
| UART0 | MIO |
| GPIO0 | MIO |
| SWDT0 | |
| TTC0..1 | |
| ETH00 | MIO |
| USB0 | MIO |
| PL-PS IRQ | |

Table 10: PS Interfaces

7.2 Constrains

7.2.1 Basic module constrains

_i_bitgen_common.xdc

```
#
# Common bitgen related settings
#

set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
#set_property BITSTREAM.CONFIG.CONFIGRATE 66 [current_design]
set_property CONFIG_VOLTAGE 3.3 [current_design]
set_property CFGBVS VCC0 [current_design]

set_property BITSTREAM.CONFIG.USR_ACCESS TIMESTAMP [current_design]
```

_i_unused_io.xdc

```
#
# Set unused pin pullup: PULLNONE, PULLUP, PULLDOWN
#

set_property BITSTREAM.CONFIG.UNUSEDPIN PULLNONE [current_design]
```

```
#set_property BITSTREAM.CONFIG.UNUSEDPIN PULLUP [current_design]
#set_property BITSTREAM.CONFIG.UNUSEDPIN PULLDONE [current_design]
```

7.2.2 Design specific constrain

_i_io.xdc

```
set_property PACKAGE_PIN F16 [get_ports {FPGA_IO[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FPGA_IO[0]}]
set_property PACKAGE_PIN H15 [get_ports {WDI_EN[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {WDI_EN[0]}]
set_property PACKAGE_PIN R15 [get_ports {WD_HIT[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {WD_HIT[0]}]
```

8 Software Design - Vitis

For SDK project creation, follow instructions from:

[Vitis](#)¹²

8.1 Application

Source location: `\sw_lib\sw_apps`

8.1.1 zynq_fsbl

TE modified 2019.2 FSBL

General:

- Modified Files: main.c, fsbl_hooks.h/.c (search for 'TE Mod' on source code)
- Add Files: te_fsbl_hooks.h/.c (for hooks and board)\n\
- General Changes:
 - Display FSBL Banner and Device ID

Module Specific:

- Add Files: all TE Files start with te_*
 - Optional define for eMMC selection with FSBL (default SD selected)
 - uncomment `#define USE_EMMC` on fsbl_hooks.c to select eMMC instead of SD

8.1.2 zynq_fsbl_flash

TE modified 2019.2 FSBL

General:

- Modified Files: main.c
- General Changes:
 - Display FSBL Banner
 - Set FSBL Boot Mode to JTAG
 - Disable Memory initialisation

8.1.3 hello_te0729

Hello TE0729 is a Xilinx Hello World example as endless loop instead of one console output.

8.1.4 u-boot

U-Boot.elf is generated with Petalinux. Vitis is used to generate Boot.bin.

¹² <https://wiki.trenz-electronic.de/display/PD/Vitis>

9 Software Design - PetaLinux

For PetaLinux installation and project creation, follow instructions from:

- [PetaLinux KICKstart](#)¹³

9.1 Config

Start with **petalinux-config** or **petalinux-config --get-hw-description**

Changes:

- No changes.

9.2 U-Boot

Start with **petalinux-config -c u-boot**

Changes:

- CONFIG_ENV_IS_NOWHERE=y
- # CONFIG_ENV_IS_IN_SPI_FLASH is not set
- CONFIG_I2C_EEPROM=y
- CONFIG_ZYNQ_GEM_I2C_MAC_OFFSET=0xFA
- CONFIG_SYS_I2C_EEPROM_ADDR=0x50
- CONFIG_SYS_I2C_EEPROM_BUS=0
- CONFIG_SYS_EEPROM_SIZE=256
- CONFIG_SYS_EEPROM_PAGE_WRITE_BITS=0
- CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS=0
- CONFIG_SYS_I2C_EEPROM_ADDR_LEN=1
- CONFIG_SYS_I2C_EEPROM_ADDR_OVERFLOW=0

Change platform-top.h

9.3 Device Tree

Note: for R assembly variant, remove ETH1, ETH2 and RTC

```
/include/ "system-conf.dtsi"
/ {
    chosen {
        xlnx,eeeprom = &eeeprom;
    };
};

/* QSPI PHY */
&qspi {
    #address-cells = <1>;
```

¹³ <https://wiki.trenz-electronic.de/display/PD/PetaLinux+KICKstart>

```
#size-cells = <0>;
status = "okay";
flash0: flash@0 {
    compatible = "jedec,spi-nor";
    reg = <0x0>;
    #address-cells = <1>;
    #size-cells = <1>;
};

/* ETH PHY */
&gem0 {
    phy-handle = <&phy0>;
    mdio {
        #address-cells = <1>;
        #size-cells = <0>;
        phy0: phy@0 {
            compatible = "marvell,88e1510";
            device_type = "ethernet-phy";
            reg = <0>;
        };
    };
};

/* AXI ETH PHY0 */
&axi_ethernetlite_0 {
    local-mac-address = [00 0a 35 00 22 02];
    phy-handle = <&phy1>;
    xlnx,has-mdio = <0x1>;
    mdio {
        #address-cells = <1>;
        #size-cells = <0>;
        phy1: phy@1 {
            device_type = "ethernet-phy";
            reg = <1>;
        };
    };
};

/* AXI ETH PHY1 */
&axi_ethernetlite_1 {
    local-mac-address = [00 0a 35 00 22 03];
    phy-handle = <&phy2>;
    xlnx,has-mdio = <0x1>;
    mdio {
        #address-cells = <1>;
        #size-cells = <0>;
        phy2: phy@1 {
            device_type = "ethernet-phy";
            reg = <1>;
        };
    };
};
```

```
/* RTC */
&i2c0 {
    rtc@6F {          // Real Time Clock
        compatible = "isl12022";
        reg = <0x6F>;
    };
    //MAC EEPROM
    eeprom: eeprom@50 {
        compatible = "atmel,24c08";
        reg = <0x54>;
    };
};

/* USB PHY */

/{
    usb_phy0: usb_phy@0 {
        compatible = "ulpi-phy";
        //compatible = "usb-nop-xceiv";
        #phy-cells = <0>;
        reg = <0xe0002000 0x1000>;
        view-port = <0x0170>;
        drv-vbus;
    };
};

&usb0 {
    dr_mode = "host";
    //dr_mode = "peripheral";
    usb-phy = <&usb_phy0>;
};
```

9.4 Kernel

Start with **petalinux-config -c kernel**

Changes:

- CONFIG_RTC_DRV_ISL12022=y

9.5 Rootfs

Start with **petalinux-config -c rootfs**

Changes:

- CONFIG_i2c-tools=y
- CONFIG_busybox-httpd=y (for web server app)
- CONFIG_usbutils=y

9.6 Applications

9.6.1 startup

Script App to load init.sh from SD Card if available.

9.6.2 webfwu

Webserver application accemble for Zynq access. Need busybox-httpd

9.7 Core

9.7.1 init-ifupdown

Enable dhcp for ETH1 and ETH2

10 Additional Software

No additional software is needed.

11 Appx. A: Change History and Legal Notices

11.1 Document Change History

To get content of older revision got to "Change History" of this page and select older document revision number.

| Date | Document Revision | Authors | Description |
|--|-------------------|-------------------------------|--|
|  2020-10-01 | v.6 (see page 6) | @ John Hartfiel ¹⁴ | <ul style="list-style-type: none"> • 2019.2 Release |
| 2018-07-06 | v.5 | John Hartfiel | <ul style="list-style-type: none"> • 2018.2 Release |
| | All | @ John Hartfiel ¹⁵ | |

11.2 Legal Notices

11.3 Data Privacy

Please also note our data protection declaration at <https://www.trenz-electronic.de/en/Data-protection-Privacy>

11.4 Document Warranty

The material contained in this document is provided “as is” and is subject to being changed at any time without notice. Trenz Electronic does not warrant the accuracy and completeness of the materials in this document. Further, to the maximum extent permitted by applicable law, Trenz Electronic disclaims all warranties, either express or implied, with regard to this document and any information contained herein, including but not limited to the implied warranties of merchantability, fitness for a particular purpose or non infringement of intellectual property. Trenz Electronic shall not be liable for errors or for incidental or consequential damages in connection with the furnishing, use, or performance of this document or of any information contained herein.

11.5 Limitation of Liability

In no event will Trenz Electronic, its suppliers, or other third parties mentioned in this document be liable for any damages whatsoever (including, without limitation, those resulting from lost profits, lost data or business interruption) arising out of the use, inability to use, or the results of use of this document, any documents linked to this document, or the materials or information contained at any or all such documents. If your use of the materials

¹⁴ <https://wiki.trenz-electronic.de/display/~j.hartfiel>

¹⁵ <https://wiki.trenz-electronic.de/display/~j.hartfiel>

or information from this document results in the need for servicing, repair or correction of equipment or data, you assume all costs thereof.

11.6 Copyright Notice

No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation into a foreign language) without prior agreement and written consent from Trenz Electronic.

11.7 Technology Licenses

The hardware / firmware / software described in this document are furnished under a license and may be used / modified / copied only in accordance with the terms of such license.

11.8 Environmental Protection

To confront directly with the responsibility toward the environment, the global community and eventually also oneself. Such a resolution should be integral part not only of everybody's life. Also enterprises shall be conscious of their social responsibility and contribute to the preservation of our common living space. That is why Trenz Electronic invests in the protection of our Environment.

11.9 REACH, RoHS and WEEE

REACH

Trenz Electronic is a manufacturer and a distributor of electronic products. It is therefore a so called downstream user in the sense of REACH¹⁶. The products we supply to you are solely non-chemical products (goods). Moreover and under normal and reasonably foreseeable circumstances of application, the goods supplied to you shall not release any substance. For that, Trenz Electronic is obliged to neither register nor to provide safety data sheet. According to present knowledge and to best of our knowledge, no SVHC (Substances of Very High Concern) on the Candidate List¹⁷ are contained in our products. Furthermore, we will immediately and unsolicited inform our customers in compliance with REACH - Article 33 if any substance present in our goods (above a concentration of 0,1 % weight by weight) will be classified as SVHC by the European Chemicals Agency (ECHA)¹⁸.

RoHS

Trenz Electronic GmbH herewith declares that all its products are developed, manufactured and distributed RoHS compliant.

WEEE

Information for users within the European Union in accordance with Directive 2002/96/EC of the European Parliament and of the Council of 27 January 2003 on waste electrical and electronic equipment (WEEE).

Users of electrical and electronic equipment in private households are required not to dispose of waste electrical and electronic equipment as unsorted municipal waste and to collect such waste electrical and electronic equipment separately. By the 13 August 2005, Member States shall have ensured that systems are set up allowing final holders and distributors to return waste electrical and electronic equipment at least free of charge. Member States shall ensure the availability and accessibility of the necessary collection facilities. Separate collection is the precondition to ensure specific treatment and recycling of waste electrical and electronic equipment and is necessary to achieve the chosen level of protection of human health and the environment in the European Union.


¹⁶ <http://guidance.echa.europa.eu/>

¹⁷ <https://echa.europa.eu/candidate-list-table>

¹⁸ <http://www.echa.europa.eu/>

Consumers have to actively contribute to the success of such collection and the return of waste electrical and electronic equipment. Presence of hazardous substances in electrical and electronic equipment results in potential effects on the environment and human health. The symbol consisting of the crossed-out wheeled bin indicates separate collection for waste electrical and electronic equipment.

Trenz Electronic is registered under WEEE-Reg.-Nr. DE97922676.

 2019-06-07