



U_J1 J1.SchDoc	U_B_PS_GT B_PS_GT.SchDoc	U_DDR4-TERM DDR4-TERM.SchDoc
U_J2 J2.SchDoc	U_PS_DDR PS_DDR.SchDoc	U_ZU_POWER ZU_POWER.SchDoc
U_J3 J3.SchDoc	U_B_MIO B_MIO.SchDoc	U_ZU_PS_POWER ZU_PS_POWER.SchDoc
U_J4 J4.SchDoc	U_B_HD B_HD.SchDoc	U_POWER POWER.SchDoc
U_DDR4-TERM DDR4-TERM.SchDoc	U_Clock Clock.SchDoc	U_POWER_2 POWER_2.SchDoc
U_B64 B64.SchDoc	U_CONFIG CONFIG.SchDoc	U_POWER_3 POWER_3.SchDoc
U_B65 B65.SchDoc	U_DDR4-RAM DDR4-RAM.SchDoc	U_POWER_4 POWER_4.SchDoc
U_B66 B66.SchDoc	U_DDR4-RAM_2 DDR4-RAM_2.SchDoc	
U_B_GT B_GT.SchDoc	U_DDR4-RAM_3 DDR4-RAM_3.SchDoc	
U_B_GT_2 B_GT_2.SchDoc	U_DDR4-RAM_4 DDR4-RAM_4.SchDoc	





LOGO1  
TE Logo PRINT Layer  
LOGO PRINT

Serial  
Serialnummer 6,3 x 6.3mm

Assembly variant	7DI24-A
Created by	VT
Modified by	VT
Modified at	2019-11-05
SVN Revision	8606

	Title: <b>TE0807</b>	
	A4	Number: <b>TE0807 7DI24-A</b>
	Date: <b>2018-07-09</b>	Copyright: <b>Trenz Electronic GmbH / TT</b>
	Rev. <b>02</b>	Page <b>1</b> of <b>28</b>
Filename: <b>TE0807.SchDoc</b>		





Title: <b>TE0807 - Connector J2</b>		
A4	Number: <b>TE0807 7DI24-A</b>	Rev. <b>02</b>
Date: <b>2018-07-09</b>	Copyright: <b>Trenz Electronic GmbH / TT</b>	Page <b>3</b> of <b>28</b>
Filename: <b>J2.SchDoc</b>		

1

2

3

4

1

2

3

4

A

B

C



D


1

2

3

4



			Title: TE0807 - Connector J3	
			A4	Number: TE0807 7DI24-A
Date: 2018-07-09		Copyright: Trenz Electronic GmbH / TT		Page4 of 28
Filename: J3.SchDoc				

1

2

3


4

A


B

C


D




Title: TE0807 - Connector J4		
A4	Number: TE0807 7DI24-A	Rev. 02
Date: 2018-07-09	Copyright: Trenz Electronic GmbH / TT	Page5 of 28
Filename: J4.SchDoc		



Title: TE0807 - B47HD and B48HD		
A4	Number: TE0807 7DI24-A	Rev. 02
Date: 2018-07-09	Copyright: Trenz Electronic GmbH / TT	Page6 of 28
Filename: B_HD.SchDoc		




Title: TE0807 - Config		
A4	Number: TE0807 7DI24-A	Rev. 02
Date: 2018-07-09	Copyright: Trenz Electronic GmbH / TT	Page 7 of 28
Filename: CONFIG.SchDoc		




Title: <b>TE0807 - B64</b>		
A4	Number: <b>TE0807 7DI24-A</b>	Rev. <b>02</b>
Date: <b>2018-07-09</b>	Copyright: <b>Trenz Electronic GmbH / TT</b>	Page <b>8</b> of <b>28</b>
Filename: <b>B64.SchDoc</b>		





Title: TE0807 - B65		
A4	Number: TE0807 7DI24-A	Rev. 02
Date: 2018-07-09	Copyright: Trenz Electronic GmbH / TT	Page9 of 28
Filename: B65.SchDoc		



Title: <b>TE0807 - B66</b>		
A4	Number: <b>TE0807 7DI24-A</b>	Rev. <b>02</b>
Date: <b>2018-07-09</b>	Copyright: <b>Trenz Electronic GmbH / TT</b>	Page <b>10</b> of <b>28</b>
Filename: <b>B66.SchDoc</b>		

A

B

C


D

A


B

C

D




Title: TE0807 - GTH_Banks		
A4	Number: TE0807 7DI24-A	Rev. 02
Date: 2018-07-09	Copyright: Trenz Electronic GmbH / TT	Page 11 of 28
Filename: B_GT.SchDoc		




XCZU7EV-1FBVB90014524




Title: TE0807 - GTH_PWR		
A4	Number: TE0807 7DI24-A	Rev. 02
Date: 2018-07-09	Copyright: Trenz Electronic GmbH / TT	Page 12 of 28
Filename: B_GT_2.SchDoc		



XCZU7EV-1FBVB900I4524

		Title: TE0807 - MIO Banks	
		A4	Number: TE0807 7DI24-A
Date: 2018-07-09		Copyright: Trenz Electronic GmbH / TT	
Filename: B_MIO.SchDoc		Page 13 of 28	




**UIJ BANK 504 PSDDR**


VCCO_PSDDR_504	PS_DDR_CK0_504	AE30	DDR4-CLK0_P
VCCO_PSDDR_504	PS_DDR_CK_NO_504	AF30	DDR4-CLK0_N
VCCO_PSDDR_504	PS_DDR_CKE0_504	AC30	DDR4-CKE0
VCCO_PSDDR_504		AF28	
VCCO_PSDDR_504	PS_DDR_CK1_504	AG28	
VCCO_PSDDR_504	PS_DDR_CK_N1_504	AB28	
VCCO_PSDDR_504	PS_DDR_CKE1_504		
VCC_PSDDR_PLL	PS_DDR_A0_504	AH30	DDR4-A0
VCC_PSDDR_PLL	PS_DDR_A1_504	AG30	DDR4-A1
VCC_PSDDR_PLL	PS_DDR_A2_504	AK29	DDR4-A2
	PS_DDR_A3_504	AJ30	DDR4-A3
	PS_DDR_A4_504	AK28	DDR4-A4
	PS_DDR_A5_504	AK27	DDR4-A5
VCC_PSINTFP_DDR	PS_DDR_A6_504	AF27	DDR4-A6
VCC_PSINTFP_DDR	PS_DDR_A7_504	AE27	DDR4-A7
VCC_PSINTFP_DDR	PS_DDR_A8_504	AF26	DDR4-A8
	PS_DDR_A9_504	AG26	DDR4-A9
	PS_DDR_A10_504	AE29	DDR4-A10
	PS_DDR_A11_504	AE28	DDR4-A11
	PS_DDR_A12_504	AH29	DDR4-A12
	PS_DDR_A13_504	AH28	DDR4-A13
	PS_DDR_A14_504	AG29	DDR4-A14
	PS_DDR_A15_504	AJ29	DDR4-A15
	PS_DDR_A16_504	AH27	DDR4-A16
	PS_DDR_A17_504	AJ27	DDR4-A17
		AD30	DDR4-CS
	PS_DDR_CS_N0_504	AD29	
	PS_DDR_CS_N1_504		
		AD27	DDR4-BA0
	PS_DDR_BA0_504	AC26	DDR4-BA1
	PS_DDR_BA1_504		
		AC28	DDR4-BG0
	PS_DDR_BG0_504	AC27	
	PS_DDR_BG1_504		
		AB26	DDR4-PAR
	PS_DDR_PARITY_504	AB25	DDR4-RESET
	PS_DDR_RAM_RST_N_504	AD26	DDR4-ACT
	PS_DDR_ACT_N_504	AB24	DDR4-ALERT
	PS_DDR_ALERT_N_504		
		AB23	
	PS_DDR_ZQ_504		
		AB30	DDR4-ODT0
	PS_DDR_ODT0_504	AC29	
	PS_DDR_ODT1_504		


*XCZU7EV-1FBVB90014524*

**UIK BANK 504 PSDDR**

DQ0	AH22	PS_DDR_DQ0_504	PS_DDR_DQ32_504	U24	DQ32
DQ1	AH21	PS_DDR_DQ1_504	PS_DDR_DQ33_504	V23	DQ33
DQ2	AJ22	PS_DDR_DQ2_504	PS_DDR_DQ34_504	U25	DQ34
DQ3	AK22	PS_DDR_DQ3_504	PS_DDR_DQ35_504	V24	DQ35
DQ4	AK20	PS_DDR_DQ4_504	PS_DDR_DQ36_504	Y25	DQ36
DQ5	AJ19	PS_DDR_DQ5_504	PS_DDR_DQ37_504	AA23	DQ37
DQ6	AK19	PS_DDR_DQ6_504	PS_DDR_DQ38_504	AA25	DQ38
DQ7	AH19	PS_DDR_DQ7_504	PS_DDR_DQ39_504	Y23	DQ39
DQ8	AH23	PS_DDR_DQ8_504	PS_DDR_DQ40_504	P23	DQ40
DQ9	AK23	PS_DDR_DQ9_504	PS_DDR_DQ41_504	R23	DQ41
DQ10	AG24	PS_DDR_DQ10_504	PS_DDR_DQ42_504	T23	DQ42
DQ11	AK24	PS_DDR_DQ11_504	PS_DDR_DQ43_504	P26	DQ43
DQ12	AJ26	PS_DDR_DQ12_504	PS_DDR_DQ44_504	T25	DQ44
DQ13	AK25	PS_DDR_DQ13_504	PS_DDR_DQ45_504	U23	DQ45
DQ14	AG25	PS_DDR_DQ14_504	PS_DDR_DQ46_504	T26	DQ46
DQ15	AH26	PS_DDR_DQ15_504	PS_DDR_DQ47_504	P24	DQ47
DQ16	AD22	PS_DDR_DQ16_504	PS_DDR_DQ48_504	U26	DQ48
DQ17	AE22	PS_DDR_DQ17_504	PS_DDR_DQ49_504	U26	DQ49
DQ18	AF22	PS_DDR_DQ18_504	PS_DDR_DQ50_504	U28	DQ50
DQ19	AG21	PS_DDR_DQ19_504	PS_DDR_DQ51_504	V27	DQ51
DQ20	AD20	PS_DDR_DQ20_504	PS_DDR_DQ52_504	U30	DQ52
DQ21	AF20	PS_DDR_DQ21_504	PS_DDR_DQ53_504	V30	DQ53
DQ22	AE20	PS_DDR_DQ22_504	PS_DDR_DQ54_504	W30	DQ54
DQ23	AG20	PS_DDR_DQ23_504	PS_DDR_DQ55_504	W29	DQ55
DQ24	AG23	PS_DDR_DQ24_504	PS_DDR_DQ56_504	R30	DQ56
DQ25	AF23	PS_DDR_DQ25_504	PS_DDR_DQ57_504	T30	DQ57
DQ26	AF25	PS_DDR_DQ26_504	PS_DDR_DQ58_504	P30	DQ58
DQ27	AE23	PS_DDR_DQ27_504	PS_DDR_DQ59_504	P29	DQ59
DQ28	AC22	PS_DDR_DQ28_504	PS_DDR_DQ60_504	T28	DQ60
DQ29	AC23	PS_DDR_DQ29_504	PS_DDR_DQ61_504	T27	DQ61
DQ30	AD25	PS_DDR_DQ30_504	PS_DDR_DQ62_504	P27	DQ62
DQ31	AC24	PS_DDR_DQ31_504	PS_DDR_DQ63_504	R27	DQ63
		PS_DDR_DQ64_504	PS_DDR_DQ65_504	AB29	
		PS_DDR_DQ66_504	PS_DDR_DQ67_504	AA30	
		PS_DDR_DQ68_504	PS_DDR_DQ69_504	Y30	
		PS_DDR_DQ70_504	PS_DDR_DQ71_504	Y29	
		PS_DDR_DQ72_504	PS_DDR_DQ73_504	AA26	
		PS_DDR_DQ74_504	PS_DDR_DQ75_504	W27	
		PS_DDR_DQ76_504	PS_DDR_DQ77_504	Y27	
		PS_DDR_DQ78_504	PS_DDR_DQ79_504	W26	
		PS_DDR_DQ80_504	PS_DDR_DQ81_504		
		PS_DDR_DQ82_504	PS_DDR_DQ83_504		
		PS_DDR_DQ84_504	PS_DDR_DQ85_504		
		PS_DDR_DQ86_504	PS_DDR_DQ87_504		
		PS_DDR_DQ88_504	PS_DDR_DQ89_504		
		PS_DDR_DQ90_504	PS_DDR_DQ91_504		
		PS_DDR_DQ92_504	PS_DDR_DQ93_504		
		PS_DDR_DQ94_504	PS_DDR_DQ95_504		
		PS_DDR_DQ96_504	PS_DDR_DQ97_504		
		PS_DDR_DQ98_504	PS_DDR_DQ99_504		
		PS_DDR_DQ100_504	PS_DDR_DQ101_504		
		PS_DDR_DQ102_504	PS_DDR_DQ103_504		
		PS_DDR_DQ104_504	PS_DDR_DQ105_504		
		PS_DDR_DQ106_504	PS_DDR_DQ107_504		
		PS_DDR_DQ108_504	PS_DDR_DQ109_504		
		PS_DDR_DQ110_504	PS_DDR_DQ111_504		
		PS_DDR_DQ112_504	PS_DDR_DQ113_504		
		PS_DDR_DQ114_504	PS_DDR_DQ115_504		
		PS_DDR_DQ116_504	PS_DDR_DQ117_504		
		PS_DDR_DQ118_504	PS_DDR_DQ119_504		
		PS_DDR_DQ120_504	PS_DDR_DQ121_504		
		PS_DDR_DQ122_504	PS_DDR_DQ123_504		
		PS_DDR_DQ124_504	PS_DDR_DQ125_504		
		PS_DDR_DQ126_504	PS_DDR_DQ127_504		
		PS_DDR_DQ128_504	PS_DDR_DQ129_504		
		PS_DDR_DQ130_504	PS_DDR_DQ131_504		
		PS_DDR_DQ132_504	PS_DDR_DQ133_504		
		PS_DDR_DQ134_504	PS_DDR_DQ135_504		
		PS_DDR_DQ136_504	PS_DDR_DQ137_504		
		PS_DDR_DQ138_504	PS_DDR_DQ139_504		
		PS_DDR_DQ140_504	PS_DDR_DQ141_504		
		PS_DDR_DQ142_504	PS_DDR_DQ143_504		
		PS_DDR_DQ144_504	PS_DDR_DQ145_504		
		PS_DDR_DQ146_504	PS_DDR_DQ147_504		
		PS_DDR_DQ148_504	PS_DDR_DQ149_504		
		PS_DDR_DQ150_504	PS_DDR_DQ151_504		
		PS_DDR_DQ152_504	PS_DDR_DQ153_504		
		PS_DDR_DQ154_504	PS_DDR_DQ155_504		
		PS_DDR_DQ156_504	PS_DDR_DQ157_504		
		PS_DDR_DQ158_504	PS_DDR_DQ159_504		
		PS_DDR_DQ160_504	PS_DDR_DQ161_504		
		PS_DDR_DQ162_504	PS_DDR_DQ163_504		
		PS_DDR_DQ164_504	PS_DDR_DQ165_504		
		PS_DDR_DQ166_504	PS_DDR_DQ167_504		
		PS_DDR_DQ168_504	PS_DDR_DQ169_504		
		PS_DDR_DQ170_504	PS_DDR_DQ171_504		
		PS_DDR_DQ172_504	PS_DDR_DQ173_504		
		PS_DDR_DQ174_504	PS_DDR_DQ175_504		
		PS_DDR_DQ176_504	PS_DDR_DQ177_504		
		PS_DDR_DQ178_504	PS_DDR_DQ179_504		
		PS_DDR_DQ180_504	PS_DDR_DQ181_504		
		PS_DDR_DQ182_504	PS_DDR_DQ183_504		
		PS_DDR_DQ184_504	PS_DDR_DQ185_504		
		PS_DDR_DQ186_504	PS_DDR_DQ187_504		
		PS_DDR_DQ188_504	PS_DDR_DQ189_504		
		PS_DDR_DQ190_504	PS_DDR_DQ191_504		
		PS_DDR_DQ192_504	PS_DDR_DQ193_504		
		PS_DDR_DQ194_504	PS_DDR_DQ195_504		
		PS_DDR_DQ196_504	PS_DDR_DQ197_504		
		PS_DDR_DQ198_504	PS_DDR_DQ199_504		
		PS_DDR_DQ200_504	PS_DDR_DQ201_504		
		PS_DDR_DQ202_504	PS_DDR_DQ203_504		
		PS_DDR_DQ204_504	PS_DDR_DQ205_504		
		PS_DDR_DQ206_504	PS_DDR_DQ207_504		
		PS_DDR_DQ208_504	PS_DDR_DQ209_504		
		PS_DDR_DQ210_504	PS_DDR_DQ211_504		
		PS_DDR_DQ212_504	PS_DDR_DQ213_504		
		PS_DDR_DQ214_504	PS_DDR_DQ215_504		
		PS_DDR_DQ216_504	PS_DDR_DQ217_504		
		PS_DDR_DQ218_504	PS_DDR_DQ219_504		
		PS_DDR_DQ220_504	PS_DDR_DQ221_504		
		PS_DDR_DQ222_504	PS_DDR_DQ223_504		
		PS_DDR_DQ224_504	PS_DDR_DQ225_504		
		PS_DDR_DQ226_504	PS_DDR_DQ227_504		
		PS_DDR_DQ228_504	PS_DDR_DQ229_504		
		PS_DDR_DQ230_504	PS_DDR_DQ231_504		
		PS_DDR_DQ232_504	PS_DDR_DQ233_504		
		PS_DDR_DQ234_504	PS_DDR_DQ235_504		
		PS_DDR_DQ236_504	PS_DDR_DQ237_504		
		PS_DDR_DQ238_504	PS_DDR_DQ239_504		
		PS_DDR_DQ240_504	PS_DDR_DQ241_504		
		PS_DDR_DQ242_504	PS_DDR_DQ243_504		
		PS_DDR_DQ244_504	PS_DDR_DQ245_504		
		PS_DDR_DQ246_504	PS_DDR_DQ247_504		
		PS_DDR_DQ248_504	PS_DDR_DQ249_504		
		PS_DDR_DQ250_504	PS_DDR_DQ251_504		
		PS_DDR_DQ252_504	PS_DDR_DQ253_504		
		PS_DDR_DQ254_504	PS_DDR_DQ255_504		
		PS_DDR_DQ256_504	PS_DDR_DQ257_504		
		PS_DDR_DQ258_504	PS_DDR_DQ259_504		
		PS_DDR_DQ260_504	PS_DDR_DQ261_504		
		PS_DDR_DQ262_504	PS_DDR_DQ263_504		
		PS_DDR_DQ264_504	PS_DDR_DQ265_504		
		PS_DDR_DQ266_504	PS_DDR_DQ267_504		
		PS_DDR_DQ268_504	PS_DDR_DQ269_504		
		PS_DDR_DQ270_504	PS_DDR_DQ271_504		
		PS_DDR_DQ272_504	PS_DDR_DQ273_504		
		PS_DDR_DQ274_504	PS_DDR_DQ275_504		
		PS_DDR_DQ276_504	PS_DDR_DQ277_504		
		PS_DDR_DQ278_504	PS_DDR_DQ279_504		
		PS_DDR_DQ280_504	PS_DDR_DQ281_504		
		PS_DDR_DQ282_504	PS_DDR_DQ283_504		
		PS_DDR_DQ284_504	PS_DDR_DQ285_504		
		PS_DDR_DQ286_504	PS_DDR_DQ287_504		
		PS_DDR_DQ288_504	PS_DDR_DQ289_504		
		PS_DDR_DQ290_504	PS_DDR_DQ291_504		
		PS_DDR_DQ292_504	PS_DDR_DQ293_504		
		PS_DDR_DQ294_504	PS_DDR_DQ295_504		
		PS_DDR_DQ296_504	PS_DDR_DQ297_504		
		PS_DDR_DQ298_504	PS_DDR_DQ299_504		
		PS_DDR_DQ300_504	PS_DDR_DQ301_504		
		PS_DDR_DQ302_504	PS_DDR_DQ303_504		
		PS_DDR_DQ304_504	PS_DDR_DQ305_504		
		PS_DDR_DQ306_504	PS_DDR_DQ307_504		
		PS_DDR_DQ308_504	PS_DDR_DQ309_504		
		PS_DDR_DQ310_504	PS_DDR_DQ311_504		
		PS_DDR_DQ312_504	PS_DDR_DQ313_504		
		PS_DDR_DQ314_504	PS_DDR_DQ315_504		
		PS_DDR_DQ316_504	PS_DDR_DQ317_504		
		PS_DDR_DQ318_504	PS_DDR_DQ319_504		
		PS_DDR_DQ320_504	PS_DDR_DQ321_504		
		PS_DDR_DQ322_504	PS_DDR_DQ323_504		
		PS_DDR_DQ324_504	PS_DDR_DQ325_504		
		PS_DDR_DQ326_504	PS_DDR_DQ327_504		
		PS_DDR_DQ328_504	PS_DDR_DQ329_504		
		PS_DDR_DQ330_504	PS_DDR_DQ331_504		
		PS_DDR_DQ332_504	PS_DDR_DQ333_504		
		PS_DDR_DQ334_504	PS_DDR_DQ335_504		
		PS_DDR_DQ336_504	PS_DDR_DQ337_504		
		PS_DDR_DQ338_504	PS_DDR_DQ339_504		
		PS_DDR_DQ340_504	PS_DDR_DQ341_504		
		PS_DDR_DQ342_504	PS_DDR_DQ343_504		
		PS_DDR_DQ344_504	PS_DDR_DQ345_504		
		PS_DDR_DQ346_504	PS_DDR_DQ347_504		
		PS_DDR_DQ348_504	PS_DDR_DQ349_504		
		PS_DDR_DQ350_504	PS_DDR_DQ351_504		
		PS_DDR_DQ352_504	PS_DDR_DQ353_504		
		PS_DDR_DQ354_504	PS_DDR_DQ355_504		
		PS_DDR_DQ356_504	PS_DDR_DQ357_504		
		PS_DDR_DQ358_504	PS_DDR_DQ359_504		
		PS_DDR_DQ360_504	PS_DDR_DQ361_504		
		PS_DDR_DQ362_504	PS_DDR_DQ363_504		
		PS_DDR_DQ364_504	PS_DDR_DQ365_504		
		PS_DDR_DQ366_504	PS_DDR_DQ367_504		
		PS_DDR_DQ368_504	PS_DDR_DQ369_504		
		PS_DDR_DQ370_504	PS_DDR_DQ371_504		
		PS_DDR_DQ372_504	PS_DDR_DQ373_504		




	Title: TE0807 - PS_GT		
	A4	Number: TE0807 7DI24-A	Rev. 02
	Date: 2018-07-09	Copyright: Trenz Electronic GmbH / TT	Page 15 of 28
	Filename: B_PS_GT.SchDoc		



U1M




VCC_PSINTFP	VCC_PSPLL
VCC_PSINTFP	VCC_PSPLL
VCC_PSINTFP	VCC_PSPLL
VCC_PSINTFP	VCC_PSPLL
VCC_PSINTFP	VCC_PSAUX
VCC_PSINTFP	VCC_PSAUX
VCC_PSINTFP	VCC_PSAUX
VCC_PSINTFP	VCC_PSAUX
VCC_PSINTLP	VCC_PSAUX
VCC_PSINTLP	VCC_PSAUX
VCC_PSINTLP	VCC_PSAUX
VCC_PSINTLP	VCC_PSAUX
VCC_PSINTLP	VCC_PSAUX
VCC_PSINTLP	VCC_PSAUX
PS_MGTRAVCC	
PS_MGTRAVCC	
PS_MGTRAVTT	
PS_MGTRAVTT	
PS_MGTRAVTT	

XCZU7EV-1FBVB900I4524


	Title: TE0807 - ZU_PS_POWER		
	A4	Number: TE0807 7DI24-A	Rev. 02
	Date: 2018-07-09	Copyright: Trenz Electronic GmbH / TT	Page 16 of 28
	Filename: ZU_PS_POWER.SchDoc		









Title: TE0807 - DDR4_1_RAM		
A4	Number: TE0807 7DI24-A	Rev. 02
Date: 2018-07-09	Copyright: Trenz Electronic GmbH / TT	Page 18 of 28
Filename: DDR4-RAM.SchDoc		







Title: TE0807 - DDR4_2_RAM		
A4	Number: TE0807 7DI24-A	Rev. 02
Date: 2018-07-09	Copyright: Trenz Electronic GmbH / TT	Page 19 of 28
Filename: DDR4-RAM_2.SchDoc		


Title: TE0807 - DDR4_3_RAM		
A4	Number: TE0807 7DI24-A	Rev. 02
Date: 2018-07-09	Copyright: Trenz Electronic GmbH / TT	Page20 of 28
Filename: DDR4-RAM_3.SchDoc		



Title: TE0807 - DDR4_4_RAM		
A4	Number: TE0807 7DI24-A	Rev. 02
Date: 2018-07-09	Copyright: Trenz Electronic GmbH / TT	Page 21 of 28
Filename: DDR4-RAM_4.SchDoc		




Title: TE0807 - DDR4_TERM		
A4	Number: TE0807 7DI24-A	Rev. 02
Date: 2018-07-09	Copyright: Trenz Electronic GmbH / TT	Page22 of 28
Filename: DDR4-TERM.SchDoc		





Title: TE0807 - CLOCK		
A4	Number: TE0807 7DI24-A	Rev. 02
Date: 2018-07-09	Copyright: Trenz Electronic GmbH / TT	Page 23 of 28
Filename: Clock.SchDoc		








		Title: TE0807 - POWER_2	
		A4	Number: TE0807 7DI24-A
Date: 2018-07-09		Copyright: Trenz Electronic GmbH / TT	
Filename: POWER_2.SchDoc		Page 25 of 28	



Title: TE0807 - POWER_3		
A4	Number: TE0807 7DI24-A	Rev. 02
Date: 2018-07-09	Copyright: Trenz Electronic GmbH / TT	Page26 of 28
Filename: POWER_3.SchDoc		



Title: TE0807 - POWER_4		
A4	Number: TE0807 7DI24-A	Rev. 02
Date: 2018-07-09	Copyright: Trenz Electronic GmbH / TT	Page 27 of 28
Filename: POWER_4.SchDoc		

1

2

3

4

CHANGES REV01 to REV02

- 1) Added EEPROM (U11,24AA025E48T-I/OT)
- 2) Added optional resistors R39/R40 for QSPI flash (do not populated)
- 3) Fixed VCU connection (added additional DCDC and capacitors), recommendation from Xilinx
- 4) Changed obsolete DDR4 chips (NT5AD256M16B2-GN -> K4A8G165WB-BIRC)
- 5) Added net "PG\_VCU" to J2 (pin97)
- 6) full update lib

A

A

B

B

C

C

D

D



Title: <b>TE0807 - Changes list</b>			
A4	Number: <b>TE0807 7DI24-A</b>	Rev. <b>02</b>	
Date: <b>2018-07-09</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>28</b> of <b>28</b>	
Filename: <b>Revision_Changes.SchDoc</b>			

1

2

3

4