


1

2


3

4


U_J1 J1.SchDoc	U_B_PS_GT B_PS_GT.SchDoc	U_DDR4-TERM DDR4-TERM.SchDoc
U_J2 J2.SchDoc	U_PS_DDR PS_DDR.SchDoc	U_ZU_POWER ZU_POWER.SchDoc
U_J3 J3.SchDoc	U_B_MIO B_MIO.SchDoc	U_ZU_PS_POWER ZU_PS_POWER.SchDoc
U_J4 J4.SchDoc	U_B_HD B_HD.SchDoc	U_POWER POWER.SchDoc
U_DDR4-TERM DDR4-TERM.SchDoc	U_Clock Clock.SchDoc	U_POWER_2 POWER_2.SchDoc
U_B64 B64.SchDoc	U_CONFIG CONFIG.SchDoc	U_POWER_3 POWER_3.SchDoc
U_B65 B65.SchDoc	U_DDR4-RAM DDR4-RAM.SchDoc	U_POWER_4 POWER_4.SchDoc
U_B66 B66.SchDoc	U_DDR4-RAM_2 DDR4-RAM_2.SchDoc	
U_B_GT B_GT.SchDoc	U_DDR4-RAM_3 DDR4-RAM_3.SchDoc	
U_B_GT_2 B_GT_2.SchDoc	U_DDR4-RAM_4 DDR4-RAM_4.SchDoc	




Mount.Hole 3.2mm für Unterlegscheibe




Mount.Hole 3.2mm für Unterlegscheibe




Mount.Hole 3.2mm für Unterlegscheibe




Mount.Hole 3.2mm für Unterlegscheibe




Mount.Hole 3.2mm für Unterlegscheibe



Mount.Hole 3.2mm für Unterlegscheibe




Mount.Hole 3.2mm für Unterlegscheibe



Mount.Hole 3.2mm für Unterlegscheibe


FIDU-DOT - small FIDU-DOT - small



PM1 PM2
FIDU-DOT - small FIDU-DOT - small



PM3 PM4
FIDU-DOT - small FIDU-DOT - small



PM5 PM6

LOGO1

TE Logo PRINT Layer

LOGO PRINT

Serial

Serial

Serialnumber 6,3 x 6.3mm




Title: TE0808		
A4	Number: TE0808 09EG-1EL	Rev. 04
Date: 13.08.2017	Copyright: Trenz Electronic GmbH / TT	Page1 of 28
Filename: TE0808.SchDoc		

1

2

3

4



Title: TE0808 - Connector J1			
A4	Number: TE0808 09EG-1EL	Rev. 04	
Date: 13.08.2017	Copyright: Trenz Electronic GmbH / TT	Page2 of 28	
Filename: J1.SchDoc			

1

2

3

4

A

A

B


B

C

C

D

D




Title: TE0808 - Connector J2		
A4	Number: TE0808 09EG-1EL	Rev. 04
Date: 13.08.2017	Copyright: Trenz Electronic GmbH / TT	Page3 of 28
Filename: J2.SchDoc		

1


2

3

4



	Title: TE0808 - B47HD and B48HD		
	A4	Number: TE0808 09EG-1EL	Rev. 04
	Date: 13.08.2017	Copyright: Trenz Electronic GmbH / TT	Page6 of 28
	Filename: B_HD.SchDoc		



			Title: TE0808 - Config	
			A4	Number: TE0808 09EG-1EL
Date: 13.08.2017		Copyright: Trenz Electronic GmbH / TT		Page7 of 28
Filename: CONFIG.SchDoc				

1

2

3

4

A

A

B



B

C

C

D

D


Title: TE0808 - B64		
A4	Number: TE0808 09EG-1EL	Rev. 04
Date: 13.08.2017	Copyright: Trenz Electronic GmbH / TT	Page8 of 28
Filename: B64.SchDoc		


1


2

3


4




	Title: TE0808 - B65		
	A4	Number: TE0808 09EG-1EL	Rev. 04
	Date: 13.08.2017	Copyright: Trenz Electronic GmbH / TT	Page9 of 28
	Filename: B65.SchDoc		




	Title: TE0808 - B66		
	A4	Number: TE0808 09EG-1EL	Rev. 04
	Date: 13.08.2017	Copyright: Trenz Electronic GmbH / TT	Page 10 of 28
	Filename: B66.SchDoc		



	Title: TE0808 - B128GTH		
	A4	Number: TE0808 09EG-1EL	Rev. 04
	Date: 13.08.2017	Copyright: Trenz Electronic GmbH / TT	Page 12 of 28
	Filename: B_GT_2.SchDoc		



		Title: TE0808 - MIO Banks	
		A4	Number: TE0808 09EG-1EL
Date: 13.08.2017		Copyright: Trenz Electronic GmbH / TT	
Filename: B_MIO.SchDoc		Page 13 of 28	



UIJ BANK 504 PSDDR

VCCO_PSDDR_504	PS_DDR_CK0	AJ26	DDR4-CLK0_P
VCCO_PSDDR_504	PS_DDR_CK_N0	AJ27	DDR4-CLK0_N
VCCO_PSDDR_504	PS_DDR_CKE0	AJ25	DDR4-CKE0
VCCO_PSDDR_504	PS_DDR_CK1	AG23	
VCCO_PSDDR_504	PS_DDR_CK_N1	AG24	
VCCO_PSDDR_504	PS_DDR_CKE1	AH27	
VCC_PSDDR_PLL	PS_DDR_A0	AK25	DDR4-A0
VCC_PSDDR_PLL	PS_DDR_A1	AK28	DDR4-A1
VCC_PSDDR_PLL	PS_DDR_A2	AK27	DDR4-A2
VCC_PSDDR_PLL	PS_DDR_A3	AH24	DDR4-A3
VCC_PSINTFP_DDR	PS_DDR_A4	AK24	DDR4-A4
VCC_PSINTFP_DDR	PS_DDR_A5	AJ30	DDR4-A5
VCC_PSINTFP_DDR	PS_DDR_A6	AE22	DDR4-A6
VCC_PSINTFP_DDR	PS_DDR_A7	AE25	DDR4-A7
VCC_PSINTFP_DDR	PS_DDR_A8	AE23	DDR4-A8
VCC_PSINTFP_DDR	PS_DDR_A9	AE24	DDR4-A9
VCC_PSINTFP_DDR	PS_DDR_A10	AD22	DDR4-A10
VCC_PSINTFP_DDR	PS_DDR_A11	AH23	DDR4-A11
VCC_PSINTFP_DDR	PS_DDR_A12	AF21	DDR4-A12
VCC_PSINTFP_DDR	PS_DDR_A13	AG21	DDR4-A13
VCC_PSINTFP_DDR	PS_DDR_A14	AF22	DDR4-A14
VCC_PSINTFP_DDR	PS_DDR_A15	AF23	DDR4-A15
VCC_PSINTFP_DDR	PS_DDR_A16	AD21	DDR4-A16
VCC_PSINTFP_DDR	PS_DDR_A17	AD20	DDR4-A17
PS_DDR_CS_N0	PS_DDR_CS_N1	AJ24	DDR4-CS
PS_DDR_CS_N0	PS_DDR_CS_N1	AG25	
PS_DDR_BA0	PS_DDR_BA1	AG26	DDR4-BA0
PS_DDR_BA0	PS_DDR_BA1	AF25	DDR4-BA1
PS_DDR_BG0	PS_DDR_BG1	AF26	DDR4-BG0
PS_DDR_BG0	PS_DDR_BG1	AD26	
PS_DDR_PARITY	PS_DDR_RAM_RST_N	AC14	DDR4-PAR
PS_DDR_ACT_N	PS_DDR_ALERT_N	AC16	DDR4-RESET
PS_DDR_ACT_N	PS_DDR_ALERT_N	AC17	DDR4-ACT
PS_DDR_ACT_N	PS_DDR_ALERT_N	AD19	DDR4-ALERT
PS_DDR_ZQ	PS_DDR_ODT0	AC23	
PS_DDR_ODT0	PS_DDR_ODT1	AJ29	DDR4-ODT0
PS_DDR_ODT0	PS_DDR_ODT1	AH26	

XCZU9EG-1FFVC900E

UIK BANK 504 PSDDR

PS_DDR_DQ0	PS_DDR_DQ32	AK17	Y24	DQ32
PS_DDR_DQ1	PS_DDR_DQ33	AH17	Y25	DQ33
PS_DDR_DQ2	PS_DDR_DQ34	AJ17	AA25	DQ34
PS_DDR_DQ3	PS_DDR_DQ35	AH16	AA26	DQ35
PS_DDR_DQ4	PS_DDR_DQ36	AK15	AC26	DQ36
PS_DDR_DQ5	PS_DDR_DQ37	AK14	AD24	DQ37
PS_DDR_DQ6	PS_DDR_DQ38	AJ14	AD25	DQ38
PS_DDR_DQ7	PS_DDR_DQ39	AH14	AC24	DQ39
PS_DDR_DQ8	PS_DDR_DQ40	AK19	W27	DQ40
PS_DDR_DQ9	PS_DDR_DQ41	AK18	W26	DQ41
PS_DDR_DQ10	PS_DDR_DQ42	AJ19	W24	DQ42
PS_DDR_DQ11	PS_DDR_DQ43	AH19	W25	DQ43
PS_DDR_DQ12	PS_DDR_DQ44	AK21	U26	DQ44
PS_DDR_DQ13	PS_DDR_DQ45	AK22	U27	DQ45
PS_DDR_DQ14	PS_DDR_DQ46	AH21	U25	DQ46
PS_DDR_DQ15	PS_DDR_DQ47	AJ22	U24	DQ47
PS_DDR_DQ16	PS_DDR_DQ48	AG14	AA30	DQ48
PS_DDR_DQ17	PS_DDR_DQ49	AG15	AB29	DQ49
PS_DDR_DQ18	PS_DDR_DQ50	AG16	AB30	DQ50
PS_DDR_DQ19	PS_DDR_DQ51	AF16	AB28	DQ51
PS_DDR_DQ20	PS_DDR_DQ52	AD14	AC27	DQ52
PS_DDR_DQ21	PS_DDR_DQ53	AD16	AD27	DQ53
PS_DDR_DQ22	PS_DDR_DQ54	AD15	AD29	DQ54
PS_DDR_DQ23	PS_DDR_DQ55	AD17	AD30	DQ55
PS_DDR_DQ24	PS_DDR_DQ56	AE17	AA28	DQ56
PS_DDR_DQ25	PS_DDR_DQ57	AE18	AA27	DQ57
PS_DDR_DQ26	PS_DDR_DQ58	AE20	Y28	DQ58
PS_DDR_DQ27	PS_DDR_DQ59	AE19	Y27	DQ59
PS_DDR_DQ28	PS_DDR_DQ60	AG18	W30	DQ60
PS_DDR_DQ29	PS_DDR_DQ61	AH18	V30	DQ61
PS_DDR_DQ30	PS_DDR_DQ62	AG19	V28	DQ62
PS_DDR_DQ31	PS_DDR_DQ63	AG20	V29	DQ63
PS_DDR_DQS_P0	PS_DDR_DQS_N0	AJ15	AE27	
PS_DDR_DQS_P1	PS_DDR_DQS_P1	AJ16	AF28	
PS_DDR_DQS_P2	PS_DDR_DQS_P2	AJ20	AG28	
PS_DDR_DQS_P3	PS_DDR_DQS_P3	AJ21	AH30	
PS_DDR_DQS_P4	PS_DDR_DQS_P4	AE15	AF30	
PS_DDR_DQS_P5	PS_DDR_DQS_P5	AF15	AG30	
PS_DDR_DQS_P6	PS_DDR_DQS_P6	AF17	AE30	
PS_DDR_DQS_P7	PS_DDR_DQS_P7	AF18		
PS_DDR_DQS_P8	PS_DDR_DQS_P8	AB24		
PS_DDR_DQS_P9	PS_DDR_DQS_P9	AB25		
PS_DDR_DQS_P10	PS_DDR_DQS_P10	V26		
PS_DDR_DQS_P11	PS_DDR_DQS_P11	AC28		
PS_DDR_DQS_P12	PS_DDR_DQS_P12	AC29		
PS_DDR_DQS_P13	PS_DDR_DQS_P13	Y29		
PS_DDR_DQS_P14	PS_DDR_DQS_P14	Y29		
PS_DDR_DQS_P15	PS_DDR_DQS_P15	AG29		
PS_DDR_DQS_P16	PS_DDR_DQS_P16	AH29		
PS_DDR_DM0	PS_DDR_DM1	AK16	DDR4-DM0	
PS_DDR_DM1	PS_DDR_DM2	AK20	DDR4-DM1	
PS_DDR_DM2	PS_DDR_DM3	AE14	DDR4-DM2	
PS_DDR_DM3	PS_DDR_DM4	AF20	DDR4-DM3	
PS_DDR_DM4	PS_DDR_DM5	AB26	DDR4-DM4	
PS_DDR_DM5	PS_DDR_DM6	V24	DDR4-DM5	
PS_DDR_DM6	PS_DDR_DM7	AC30	DDR4-DM6	
PS_DDR_DM7	PS_DDR_DM8	Y30	DDR4-DM7	
PS_DDR_DM8	PS_DDR_DM8	AE29		

XCZU9EG-1FFVC900E



Title: TE0808 - PS_DDR			
A4	Number: TE0808 09EG-1EL	Rev. 04	
Date: 13.08.2017	Copyright: Trenz Electronic GmbH / TT	Page 14 of 28	
Filename: PS_DDR.SchDoc			

1

2

3

4

A

A

B


B


C

C

D

D




		Title: TE0808 - PS_GT	
		A4	Number: TE0808 09EG-1EL
Date: 13.08.2017		Copyright: Trenz Electronic GmbH / TT	
Filename: B_PS_GT.SchDoc		Page 15 of 28	

1

2

3

4



Title: TE0808 - ZU_POWER		
A4	Number: TE0808 09EG-1EL	Rev. 04
Date: 13.08.2017	Copyright: Trenz Electronic GmbH / TT	Page 17 of 28
Filename: ZU_POWER.SchDoc		

1

2

3

4

A

A

B



B

C

C

D

D



Title: TE0808 - DDR4_1_RAM		
A4	Number: TE0808 09EG-1EL	Rev. 04
Date: 13.08.2017	Copyright: Trenz Electronic GmbH / TT	Page18 of 28
Filename: DDR4-RAM.SchDoc		

1

2

3

4

1

2

3

4

A

A

B


B

C

C

D

D



Title: TE0808 - DDR4_2_RAM		
A4	Number: TE0808 09EG-1EL	Rev. 04
Date: 13.08.2017	Copyright: Trenz Electronic GmbH / TT	Page 19 of 28
Filename: DDR4-RAM_2.SchDoc		

1

2

3

4

1

2

3

4

A

A

B



B

C

C

D

D



Title: TE0808 - DDR4_3_RAM		
A4	Number: TE0808 09EG-1EL	Rev. 04
Date: 13.08.2017	Copyright: Trenz Electronic GmbH / TT	Page20 of 28
Filename: DDR4-RAM_3.SchDoc		

1

2

3



4

1

2

3

4






Title: TE0808 - DDR4_4_RAM		
A4	Number: TE0808 09EG-1EL	Rev. 04
Date: 13.08.2017	Copyright: Trenz Electronic GmbH / TT	Page21 of 28
Filename: DDR4-RAM_4.SchDoc		

1


2

3


4



Title: TE0808 - DDR4_TERM		
A4	Number: TE0808 09EG-1EL	Rev. 04
Date: 13.08.2017	Copyright: Trenz Electronic GmbH / TT	Page22 of 28
Filename: DDR4-TERM.SchDoc		



Title: TE0808 - CLOCK		
A4	Number: TE0808 09EG-1EL	Rev. 04
Date: 13.08.2017	Copyright: Trenz Electronic GmbH / TT	Page23 of 28
Filename: Clock.SchDoc		





Pin	Symbol	Value	Pin	Symbol	Value
1	NC	NC	17	NC	NC
2	NC	NC	18	NC	NC
3	NC	NC	19	NC	NC
4	NC	NC	29	NC	NC
5	NC	NC	30	NC	NC
6	NC	NC(SW)	31	NC	NC
7	NC	NC(SW)	52	NC	NC
8	NC	NC	53	NC	NC
9	NC	NC	67	NC	NC
10	NC	NC(SW)	70	NC	NC
11	NC	NC(SW)	71	NC	NC
12	NC	NC(SW)	72	NC	NC
13	NC	NC	73	NC	NC
14	NC	NC	74	NC	NC
15	NC	NC	75	NC	NC
16	NC	NC	76	NC	NC


EN63A0QI




Title: TE0808 - POWER		
A4	Number: TE0808 09EG-1EL	Rev. 04
Date: 13.08.2017	Copyright: Trenz Electronic GmbH / TT	Page24 of 28
Filename: POWER.SchDoc		




Title: TE0808 - POWER_2		
A4	Number: TE0808 09EG-1EL	Rev. 04
Date: 13.08.2017	Copyright: Trenz Electronic GmbH / TT	Page25 of 28
Filename: POWER_2.SchDoc		



Title: TE0808 - POWER_3		
A4	Number: TE0808 09EG-1EL	Rev. 04
Date: 13.08.2017	Copyright: Trenz Electronic GmbH / TT	Page26 of 28
Filename: POWER_3.SchDoc		



			Title: TE0808 - POWER_4	
			A4	Number: TE0808 09EG-1EL
Date: 13.08.2017		Copyright: Trenz Electronic GmbH / TT		Page27 of 28
Filename: POWER_4.SchDoc				

1

2

3

4

CHANGES REV03 to REV04

- 1) added resistors R65,R82,R86,R87 (240R) for each DDR4-chip for supporting DDP DDR4 chips
- 2) full update lib

A

A

B

B

C

C

D

D



Title: TE0808 - Changes list		
A4	Number: TE0808 09EG-1EL	Rev. 04
Date: 13.08.2017	Copyright: Trenz Electronic GmbH	Page28 of 28
Filename: Revision_Changes.SchDoc		

1

2

3

4