



## TE0808 StarterKit

Revision v.41

Exported on 2021-02-04

Online version of this document:

<https://wiki.trenz-electronic.de/display/PD/TE0808+StarterKit>

# 1 Table of Contents

---

1	Table of Contents .....	2
2	Table of Figures .....	4
3	Table of Tables .....	5
4	Overview .....	6
4.1	Key Features .....	6
4.2	Revision History .....	6
4.3	Release Notes and Know Issues .....	8
4.4	Requirements .....	9
4.4.1	Software .....	9
4.4.2	Hardware .....	9
4.5	Content .....	14
4.5.1	Design Sources .....	14
4.5.2	Additional Sources .....	14
4.5.3	Prebuilt .....	14
4.5.4	Download .....	15
5	Design Flow .....	16
6	Launch .....	18
6.1	Programming .....	18
6.1.1	Get prebuilt boot binaries .....	18
6.1.2	QSPI .....	18
6.1.3	SD .....	18
6.1.4	JTAG .....	19
6.2	Usage .....	19
6.2.1	Linux .....	19
6.2.2	Vivado Hardware Manager .....	19
7	System Design - Vivado .....	21
7.1	Block Design .....	21
7.1.1	PS Interfaces .....	22
7.2	Constrains .....	23
7.2.1	Basic module constrains .....	23
7.2.2	Design specific constrain .....	24
8	Software Design - Vitis .....	26
8.1	Application .....	26
8.1.1	zynqmp_fsbl .....	26
8.1.2	zynqmp_fsbl_flash .....	26
8.1.3	zynqmp_pmufw .....	26

8.1.4	hello_te0808.....	26
8.1.5	u-boot.....	27
9	Software Design - PetaLinux.....	28
9.1	Config.....	28
9.2	U-Boot.....	28
9.3	Device Tree.....	29
9.4	Kernel.....	32
9.5	Rootfs.....	32
9.6	Applications.....	32
9.6.1	startup.....	32
9.6.2	webfwu.....	32
10	Additional Software.....	33
10.1	SI5345.....	33
11	Appx. A: Change History and Legal Notices.....	34
11.1	Document Change History.....	34
11.2	Legal Notices.....	35
11.3	Data Privacy.....	35
11.4	Document Warranty.....	35
11.5	Limitation of Liability.....	35
11.6	Copyright Notice.....	36
11.7	Technology Licenses.....	36
11.8	Environmental Protection.....	36
11.9	REACH, RoHS and WEEE.....	36

## 2 Table of Figures

---

Figure 1: Block Design .....21

### 3 Table of Tables

---

Table 1: Design Revision History .....	6
Table 2: Known Issues.....	8
Table 3: Software .....	9
Table 4: Hardware Modules.....	10
Table 5: Hardware Carrier.....	13
Table 6: Additional Hardware.....	13
Table 7: Design sources .....	14
Table 8: Additional design sources .....	14
Table 9: Prebuilt files (only on ZIP with prebuilt content) .....	15
Table 10: Vivado Hardware Manager .....	20
Table 11: PS Interfaces.....	22
Table 12: Document change history. ....	34

## 4 Overview

---

Linux with basic periphery of TE0808 Starterkit (TEBF0808 Carrier).

Refer to <http://trenz.org/te0808-info> for the current online version of this manual and other available documentation.

### 4.1 Key Features

---

- Vitis/Vivado 2019.2
- TEBF0808
- Linux
- USB
- ETH
- MAC from EEPROM
- PCIe
- SATA
- SD
- I2C
- RGPIO
- DP
- user LED access
- Modified FSBL for Si5338 programming
- Special FSBL for QSPI Programming

### 4.2 Revision History

---

Date	Viva do	Project Built	Author s	Description
2020-09-29	201 9.2	TE0808-StarterKit_noprebuilt-vivado_2019.2-build_15_20200928195324.zip TE0808-StarterKit-vivado_2019.2-build_15_20200928195304.zip	John Hartfiel	<ul style="list-style-type: none"> <li>• bufix 8GB board part files</li> </ul>
2020-09-22	201 9.2	TE0808-StarterKit_noprebuilt-vivado_2019.2-build_14_20200922071643.zip TE0808-StarterKit-vivado_2019.2-build_14_20200922071704.zip	John Hartfiel	<ul style="list-style-type: none"> <li>• new assembly variants</li> </ul>
2020-03-25	201 9.2	TE0808-StarterKit_noprebuilt-vivado_2019.2-build_8_20200325083508.zip TE0808-StarterKit-vivado_2019.2-build_8_20200325083436.zip	John Hartfiel	<ul style="list-style-type: none"> <li>• script update</li> </ul>

Date	Vivado	Project Built	Authors	Description
2020-01-22	2019.2	TE0808-StarterKit_noprebuilt-vivado_2019.2-build_3_20200122142340.zip TE0808-StarterKit-vivado_2019.2-build_3_20200122142318.zip	John Hartfiel	<ul style="list-style-type: none"> <li>• 2019.2 update</li> <li>• Vitis support</li> <li>• FSBL SI programming procedure update</li> <li>• petalinux device tree and u-boot update</li> </ul>
2019-08-09	2018.3	TE0808-StarterKit_noprebuilt-vivado_2018.3-build_07_20190809131638.zip TE0808-StarterKit-vivado_2018.3-build_07_20190809131620.zip	John Hartfiel	<ul style="list-style-type: none"> <li>• new assembly variants</li> <li>• small fsbl update(supports all GTR disabled now)</li> </ul>
2019-05-07	2018.3	TE0808-StarterKit_noprebuilt-vivado_2018.3-build_05_20190507124429.zip TE0808-StarterKit-vivado_2018.3-build_05_20190507124418.zip	John Hartfiel	<ul style="list-style-type: none"> <li>• new assembly variant</li> <li>• TE Script update</li> <li>• rework of the FSBLs</li> <li>• some additional Linux features</li> <li>• MAC from EEPROM</li> <li>• new assembly variants</li> <li>• remove special compiler flags, which was needed in 2018.2</li> </ul>
2018-07-11	2018.2	TE0808-StarterKit_noprebuilt-vivado_2018.2-build_02_20180711091558.zip TE0808-StarterKit-vivado_2018.2-build_02_20180711091049.zip	John Hartfiel	<ul style="list-style-type: none"> <li>• small petalinux changes</li> <li>• IO renaming</li> <li>• PL Design changes</li> <li>• additional notes for FSBL generated with Win SDK</li> <li>• changed *.bif</li> </ul>
2018-05-24	2017.4	TE0808-StarterKit_noprebuilt-vivado_2017.4-build_10_20180524091231.zip TE0808-StarterKit-vivado_2017.4-build_10_20180524091208.zip	John Hartfiel	<ul style="list-style-type: none"> <li>• solved Linux flash issue</li> </ul>
2018-03-29	2017.4	TE0808-StarterKit_noprebuilt-vivado_2017.4-build_07_20180329145308.zip TE0808-StarterKit-vivado_2017.4-build_07_20180329145246.zip	John Hartfiel	<ul style="list-style-type: none"> <li>• new assembly variant</li> </ul>

Date	Vivado	Project Built	Authors	Description
2018-02-06	2017.4	TE0808-StarterKit_noprebuilt-vivado_2017.4-build_05_20180206082740.zip TE0808-StarterKit-vivado_2017.4-build_05_20180206082722.zip	John Hartfiel	<ul style="list-style-type: none"> <li>same clk for both VIO</li> </ul>
2018-02-05	2017.4	TE0808-StarterKit_noprebuilt-vivado_2017.4-build_05_20180205083231.zip TE0808-StarterKit-vivado_2017.4-build_05_20180205083208.zip	John Hartfiel	<ul style="list-style-type: none"> <li>solved JTAG/Linux problem</li> </ul>
2018-01-17	2017.4	TE0808-StarterKit-vivado_2017.4-build_05_20180117094213.zip TE0808-StarterKit_noprebuilt-vivado_2017.4-build_05_20180117094231.zip	John Hartfiel	<ul style="list-style-type: none"> <li>solved USB problem</li> <li>small board part update</li> </ul>
2018-01-15	2017.4	TE0808-StarterKit-vivado_2017.4-build_03_20180115092306.zip TE0808-StarterKit_noprebuilt-vivado_2017.4-build_03_20180115092511.zip	John Hartfiel	<ul style="list-style-type: none"> <li>rework board part files</li> <li>rework design</li> </ul>
2017-12-18	2017.2	TE0808-StarterKit_noprebuilt-vivado_2017.2-build_07_20171219151749.zip TE0808-StarterKit-vivado_2017.2-build_07_20171219151728.zip	John Hartfiel	<ul style="list-style-type: none"> <li>initial release</li> </ul>

**Table 1: Design Revision History**

## 4.3 Release Notes and Know Issues

Issues	Description	Workaround/Solution	To be fixed version
Flash access on Linux	Device tree is not correct on Linux	add compatibility to "compatible "jedec,spi-nor""	<b>Solved</b> with 20180524 update



Issues	Description	Workaround/Solution	To be fixed version
USB UART Terminal is blocked / SDK Debugging is blocked	This happens only with 2017.4 Linux , when JTAG connection is established on Vivado HW Manager.	Do not use HW Manager connection, or if debugging is nessecary: <ol style="list-style-type: none"> <li>1. Boot linux with usb terminal</li> <li>2. From the terminal: root root mount ifconfig eth0</li> <li>3. Open two new SSH terminals via ethernet: root root , run user application ...</li> <li>4. Exit and close the usb terminal</li> </ol>	<b>Solved</b> with 20180205 update

**Table 2: Known Issues**

## 4.4 Requirements

---

### 4.4.1 Software

---

Software	Version	Note
Vitis	2019.2	needed, Vivado is included into Vitis installation
PetaLinux	2019.2	needed
SI ClockBuilder Pro	---	optional

**Table 3: Software**

### 4.4.2 Hardware

---

Basic description of TE Board Part Files is available on [TE Board Part Files](#).<sup>1</sup>

Complete List is available on <design name>/board\_files/\*\_board\_files.csv

Design supports following modules:

---

<sup>1</sup> <https://wiki.trenz-electronic.de/display/PD/TE+Board+Part+Files>

Module Model	Board Part Short Name	PCB Revision Support	DDR	QSPI Flash	EM MC	Others	Notes
TE0808-ES1	es1_2gb	REV03  REV02	2GB	64MB	NA	NA	Not longer supported by vivado
TE0808-ES2	es2_2gb	REV04  REV03	2GB	64MB	NA	NA	Not longer supported by vivado
TE0808-2ES2	2es2_2gb	REV04  REV03	2GB	64MB	NA	NA	Not longer supported by vivado
TE0808-04-09EG-1EA	9eg_1e_2gb	REV04	2GB	64MB	NA	NA	
TE0808-04-09EG-1EB	9eg_1e_4gb	REV04	4GB	64MB	NA	NA	
TE0808-04-09EG-1ED	9eg_1e_4gb	REV04	4GB	64MB	NA	1 mm connectors	
TE0808-04-09EG-2IB	9eg_2i_4gb	REV04	4GB	64MB	NA	NA	
TE0808-04-15EG-1EB	15eg_1e_4gb	REV04	4GB	64MB	NA	NA	
TE0808-04-09EG-1EE	9eg_1e_4gb	REV04	4GB	128MB	NA	NA	
TE0808-04-09EG-1EL	9eg_1e_4gb	REV04	4GB	128MB	NA	1 mm connectors	
TE0808-04-09EG-2IE	9eg_2i_4gb	REV04	4GB	128MB	NA	NA	

Module Model	Board Part Short Name	PCB Revision Support	DDR	QSPI Flash	EM MC	Others	Notes
TE0808-04-15EG-1EE	15eg_1e_4gb	REV04	4GB	128MB	NA	NA	
TE0808-04-06EG-1EE	6eg_1e_4gb	REV04	4GB	128MB	NA	NA	
TE0808-04-06EG-1E3	6eg_1e_4gb	REV04	4GB	128MB	NA	1 mm connectors	
TE0808-04-6GI21-L	6eg_2i_4gb	REV04	4GB	128MB	NA	1 mm connectors	
TE0808-04-6GI21-A	6eg_2i_4gb	REV04	4GB	128MB	NA	NA	
TE0808-04-6BI21-A	6eg_1i_4gb	REV04	4GB	128MB	NA	NA	
TE0808-04-9GI21-A	9eg_2i_4gb	REV04	4GB	128MB	NA	NA	
TE0808-04-9BE21-A	9eg_1e_4gb	REV04	4GB	128MB	NA	NA	
TE0808-04-6BE21-L	6eg_1e_4gb	REV04	4GB	128MB	NA	1 mm connectors	
TE0808-04-6BE21-A	6eg_1e_4gb	REV04	4GB	128MB	NA	NA	
TE0808-04-9BE21-L	9eg_1e_4gb	REV04	4GB	128MB	NA	1 mm connectors	

Module Model	Board Part Short Name	PCB Revision Support	DDR	QSPI Flash	EM MC	Others	Notes
TE0808-04 -BBE21-A	15eg_1e_4gb	REV04	4GB	128MB	NA	NA	
TE0808-04 -6BI21-X	6eg_1i_4gb	REV04	4GB	128MB	NA	NA	U41 replaced with schottky diodes
TE0808-05 -6BE21-L	6eg_1e_4gb	REV05	4GB	128MB	NA	1 mm connectors	NA
TE0808-05 -6BE21-A	6eg_1e_4gb	REV05	4GB	128MB	NA	NA	NA
TE0808-05 -6BI21-D	6eg_1i_4gb	REV05	4GB	128MB	NA	1 mm connectors	SoC without encryption
TE0808-05 -6BI21-X	6eg_1i_4gb	REV05	4GB	128MB	NA	NA	U41 replaced with schottky diodes
TE0808-05 -6BI41-X	6eg_1i_8gb	REV05	8GB	128MB	NA	NA	U41 replaced with schottky diodes
TE0808-05 -9BE21-A	9eg_1e_4gb	REV05	4GB	128MB	NA	NA	NA
TE0808-05 -9BE21-L	9eg_1e_4gb	REV05	4GB	128MB	NA	1 mm connectors	NA
TE0808-05 -9BI41-X	9eg_1i_8gb	REV05	8GB	128MB	NA	NA	U41 replaced with schottky diodes
TE0808-05 -9GI21-A	9eg_2i_4gb	REV05	4GB	128MB	NA	NA	NA

Module Model	Board Part Short Name	PCB Revision Support	DDR	QSPI Flash	EM MC	Others	Notes
TE0808-05-9GI21-C	9eg_2i_4gb	REV05	4GB	128MB	NA	NA	SoC without encryption
TE0808-05-BBE21-A	15eg_1e_4gb	REV05	4GB	128MB	NA	NA	NA
TE0808-05-BBE21-L	15eg_1e_4gb	REV05	4GB	128MB	NA	1 mm connectors	NA

**Table 4: Hardware Modules**

Note: Design contains also Board Part Files for TE0808 only configuration, this board part files are not used for this reference design.

Design supports following carriers:

Carrier Model	Notes
TEBF0808	Used as reference carrier. <b>Important:</b> CPLD Firmware REV07 or newer is recommended

**Table 5: Hardware Carrier**

Additional HW Requirements:

Additional Hardware	Notes
DP Monitor	Optional HW Not all monitors are supported, also Adapter to other Standard can make double. Design was tested with <b>DELL U2412M</b>
USB Keyboard	Optional HW Can be used to get access to console which is show on DP
USB Stick	Optional HW USB was tested with USB memory stick
Sata Disk	Optional HW
PCIe Card	Optional HW

Additional Hardware	Notes
ETH cable	Optional HW Ethernet works with DHCP, but can be setup also manually
SD card	with fat32 partiton

**Table 6: Additional Hardware**

## 4.5 Content

---

For general structure and of the reference design, see [Project Delivery - Xilinx devices](#)<sup>2</sup>

### 4.5.1 Design Sources

---

Type	Location	Notes
Vivado	<design name>/ block_design <design name>/ constraints <design name>/ip_lib	Vivado Project will be generated by TE Scripts
Vitis	<design name>/ sw_lib	Additional Software Template for Vitis and apps_list.csv with settings automatically for Vitis app generation
PetaLinux	<design name>/os/ petalinux	PetaLinux template with current configuration

**Table 7: Design sources**

### 4.5.2 Additional Sources

---

Type	Location	Notes
SI5345	<design name>/misc/SI5345	SI5345 Project with current PLL Configuration
init.sh	<design name>/sd/	Additional Initialization Script for Linux

**Table 8: Additional design sources**

### 4.5.3 Prebuilt

---

<sup>2</sup> <https://wiki.trenz-electronic.de/display/PD/Project+Delivery+-+Xilinx+devices>

File	File-Extension	Description
BIF-File	*.bif	File with description to generate Bin-File
BIN-File	*.bin	Flash Configuration File with Boot-Image (Zynq-FPGAs)
BIT-File	*.bit	FPGA (PL Part) Configuration File
DebugProbes-File	*.ltx	Definition File for Vivado/Vivado Labtools Debugging Interface
Diverse Reports	---	Report files in different formats
Hardware-Platform-Specification-Files	*.xsa	Exported Vivado Hardware Specification for Vitis and PetaLinux
LabTools Project-File	*.lpr	Vivado Labtools Project File
OS-Image	*.ub	Image with Linux Kernel (On Petalinux optional with Devicetree and RAM-Disk)
Software-Application-File	*.elf	Software Application for Zynq or MicroBlaze Processor Systems

**Table 9: Prebuilt files (only on ZIP with prebuilt content)**

#### 4.5.4 Download

Reference Design is only usable with the specified Vivado/SDK/PetaLinux/SDx version. Do never use different Versions of Xilinx Software for the same Project.

Reference Design is available on:

- [TE0808 "StarterKit" Reference Design](https://shop.trenz-electronic.de/Download/?path=Trenz_Electronic/Modules_and_Module_Carriers/5.2x7.6/TE0808/Reference_Design/2019.2/StarterKit)<sup>3</sup>

<sup>3</sup> [https://shop.trenz-electronic.de/Download/?path=Trenz\\_Electronic/Modules\\_and\\_Module\\_Carriers/5.2x7.6/TE0808/Reference\\_Design/2019.2/StarterKit](https://shop.trenz-electronic.de/Download/?path=Trenz_Electronic/Modules_and_Module_Carriers/5.2x7.6/TE0808/Reference_Design/2019.2/StarterKit)

## 5 Design Flow

**⚠** Reference Design is available with and without prebuilt files. It's recommended to use TE prebuilt files for first lunch.

Trenz Electronic provides a tcl based built environment based on Xilinx Design Flow.


See also:

- [Xilinx Development Tools](#)<sup>4</sup>
- [Vivado Projects - TE Reference Design](#)<sup>5</sup>
- [Project Delivery](#).<sup>6</sup>

The Trenz Electronic FPGA Reference Designs are TCL-script based project. Command files for execution will be generated with "\_create\_win\_setup.cmd" on Windows OS and "\_create\_linux\_setup.sh" on Linux OS.

TE Scripts are only needed to generate the vivado project, all other additional steps are optional and can also be executed by Xilinx Vivado/SDK GUI. For currently Scripts limitations on Win and Linux OS see: [Project Delivery Currently limitations of functionality](#)<sup>7</sup>

1. \_create\_win\_setup.cmd/\_create\_linux\_setup.sh and follow instructions on shell:



```

C:\WINDOWS\system32\cmd.exe
B:\Design\cores\xilinx\2018.3\design\TE0808\StarterKit>setlocal
-----Set design paths-----
-- Run Design with: _create_win_setup
-- Use Design Path: B:\Design\cores\xilinx\2018.3\design\TE0808\StarterKit\
----- TE Reference Design -----
-- (c) Go to CMD-File Generation (Manual setup)
-- (d) Go to Documentation (Web Documentation)
-- (x) Exit Batch (nothing is done!)
-- (0) Module selection guide, project creation...
-- (1) Create minimum setup of CMD-Files and exit Batch
-- (2) Create maximum setup of CMD-Files and exit Batch
-----
Select (ex.: '0' for module selection guide):
  
```

2. Press 0 and enter to start "Module Selection Guide"
3. (optional Win OS) Generate Virtual Drive or use short directory for the reference design (for example x: \<design name>)
4. Create Project (follow instruction of the product selection guide), settings file will be configured automatically during this process
  - a. (optional for manual changes) Select correct device and Xilinx install path on "design\_basic\_settings.cmd" and create Vivado project with "vivado\_create\_project\_guiemode.cmd"

Note: Select correct one, see [TE Board Part Files](#)<sup>8</sup>

**Important:** Use Board Part Files, which ends with \*\_tebf0808
5. Create XSA and export to prebuilt folder

<sup>4</sup> <https://wiki.trenz-electronic.de/display/PD/Xilinx+Development+Tools#XilinxDevelopmentTools-XilinxSoftware-BasicUserGuides>

<sup>5</sup> <https://wiki.trenz-electronic.de/display/PD/Vivado+Projects+-+TE+Reference+Design>

<sup>6</sup> <https://wiki.trenz-electronic.de/display/PD/Project+Delivery+-+Xilinx+devices>

<sup>7</sup> <https://wiki.trenz-electronic.de/display/PD/Project+Delivery+-+Xilinx+devices#ProjectDeliveryXilinxdevices-Currentlylimitationsoffunctionality>

<sup>8</sup> <https://wiki.trenz-electronic.de/display/PD/TE+Board+Part+Files>



- a. Run on Vivado TCL: `TE::hw_build_design -export_prebuilt`  
Note: Script generate design and export files into `\prebuilt\hardware\<short dir>`. Use GUI is the same, except file export to prebuilt folder
6. Create Linux (bl31.elf, uboot.elf and image.ub) with exported XSA
  - a. XSA is exported to `"prebuilt\hardware\<short name>"`  
Note: HW Export from Vivado GUI create another path as default workspace.  
Create Linux images on VM, see [PetaLinux KICKstart](#)<sup>9</sup>
    - i. Use TE Template from `/os/petalinux`
7. Add Linux files (bl31.elf, uboot.elf and image.ub) to prebuilt folder
  - a. `prebuilt\os\petalinux\<ddr size>"` or `"prebuilt\os\petalinux\<short name>"`
8. Generate Programming Files with Vitis
  - a. Run on Vivado TCL: `TE::sw_run_vitis -all`  
Note: Scripts generate applications and bootable files, which are defined in `"sw_lib\apps_list.csv"`
  - b. (alternative) Start SDK with Vivado GUI or start with TE Scripts on Vivado TCL: `TE::sw_run_vitis`  
Note: TCL scripts generate also platform project, this must be done manually in case GUI is used. See [Vitis](#)<sup>10</sup>

---

<sup>9</sup> <https://wiki.trenz-electronic.de/display/PD/PetaLinux+KICKstart>

<sup>10</sup> <https://wiki.trenz-electronic.de/display/PD/Vitis>


## 6 Launch

---

For basic board setup, LEDs... see: [TEBF0808 Getting Started](#)<sup>11</sup>

### 6.1 Programming

---

 Check Module and Carrier TRMs for proper HW configuration before you try any design.

Xilinx documentation for programming and debugging: [Vivado/SDK/SDSoC-Xilinx Software Programming and Debugging](#)<sup>12</sup>

#### 6.1.1 Get prebuilt boot binaries

---

1. `_create_win_setup.cmd/_create_linux_setup.sh` and follow instructions on shell
2. Press 0 and enter to start "Module Selection Guide"
  - a. Select assembly version
  - b. Validate selection
  - c. Select Create and open delivery binary folder  
Note: Folder (`<project folder>/_binaries_<Artikel Name>`) with subfolder (`boot_<app name>`) for different applications will be generated

#### 6.1.2 QSPI

---

Optional for Boot.bin on QSPI Flash and image.ub on SD.

1. Connect JTAG and power on carrier with module
2. Open Vivado Project with `"vivado_open_existing_project_gui_mode.cmd"` or if not created, create with `"vivado_create_project_gui_mode.cmd"`
3. Type on Vivado TCL Console: `TE::pr_program_flash-swapp u-boot`  
Note: To program with SDK/Vivado GUI, use special FSBL (`zynqmp_fsb_flash`) on setup  
optional `"TE::pr_program_flash-swapp hello_te0803"` possible
4. Copy image.ub on SD-Card
  - a. use files from (`<project folder>/_binaries_<Artikel Name>/boot_linux`) from generated binary folder, see: [Get prebuilt boot binaries](#) (see page 18)
  - b. or use prebuilt file location, see `<design_name>/prebuilt/readme_file_location.txt`
5. Set Boot Mode to QSPI-Boot and insert SD.
  - a. Depends on Carrier, see carrier TRM.
  - b. TEBF0808 change automatically the Boot Mode to SD, if SD is inserted, optional CPLD Firmware without Boot Mode changing for microSD Slot is available on the download area

#### 6.1.3 SD

---

1. Copy image.ub and Boot.bin on SD-Card
  - use files from (`<project folder>/_binaries_<Artikel Name>/boot_linux`) from generated binary folder, see: [Get prebuilt boot binaries](#) (see page 18)
  - or use prebuilt file location, see `<design_name>/prebuilt/readme_file_location.txt`

<sup>11</sup> <https://wiki.trenz-electronic.de/display/PD/TEBF0808+Getting+Started>

<sup>12</sup> <https://wiki.trenz-electronic.de/display/PD/Xilinx+Development+Tools#XilinxDevelopmentTools-XilinxSoftwareProgrammingandDebugging>

2. Set Boot Mode to SD-Boot.
  - Depends on Carrier, see carrier TRM.
3. Insert SD-Card in SD-Slot.

### 6.1.4 JTAG

---

Not used on this Example.

## 6.2 Usage

---

1. Prepare HW like described on section [Programming](#)(see page 18)
2. Connect UART USB (JTAG XMOD)
3. Select SD Card as Boot Mode (or QSPI - depending on step 1)  
Note: See TRM of the Carrier, which is used.
4. (Optional) Insert PCIe Card (detection depends on Linux driver. Only some basic drivers are installed)
5. (Optional) Connect Sata Disc
6. (Optional) Connect DisplayPort Monitor (List of usable Monitors: <https://www.xilinx.com/support/answers/68671.html>)
7. (Optional) Connect Network Cable
8. Power On PCB  
Note: 1. ZynqMP Boot ROM loads PMU Firmware and FSBL from SD into OCM, 2. FSBL loads ATF(bl31.elf) and U-boot from SD/QSPI into DDR, 3. U-boot load Linux from SD into DDR.

### 6.2.1 Linux

---

1. Open Serial Console (e.g. putty)
  - a. Speed: 115200
  - b. COM Port: Win OS, see device manager, Linux OS see `dmesg |grep tty` (UART is \*USB1)
2. Linux Console:  
Note: Wait until Linux boot finished For Linux Login use:
  - a. User Name: root
  - b. Password: root
3. You can use Linux shell now.
  - a. I2C 0 Bus type: `i2cdetect -y -r 0`
  - b. ETH0 works with `udhcp`
  - c. USB type "`lsusb`" or connect USB device
  - d. PCIe type "`lspci`"
4. Option Features
  - a. Webserver to get access to Zynq
    - i. insert IP on web browser to start web interface
  - b. `init.sh` scripts
    - i. add `init.sh` script on SD, content will be load automatically on startup (template included in `./misc/SD`)

### 6.2.2 Vivado Hardware Manager

---

Open Vivado HW-Manager and add VIO signal to dashboard (\*.ltx located on prebuilt folder).

- RGPIO Interface (**Important:** CPLD Firmware REV07 or newer is needed) for Control and Monitoring:
  - Set Enable to send Write date over RGPIO interface.
    - **Important use CPLD Firmware REV07 or newer:** <https://wiki.trenz-electronic.de/display/PD/TEBF0808+CPLD>

- Buttons, LEDs, Status...
- Control:
  - LEDs: XMOD 2(without green dot) and HD LED are accessible.
  - CAN\_S

The image shows two screenshots of the Vivado Hardware Manager interface. The left screenshot displays the configuration for 'hw\_vio\_1', and the right screenshot displays the configuration for 'hw\_vio\_2'. Both screenshots show a table of GPIO pins with columns for Name, Value, Acti..., Directi..., and VIO.

Name	Value	Acti...	Directi...	VIO
zsys_JIRGPIOIo_rgpio_s_enable	[B] 1		Output	hw_vio_1
zsys_JIRGPIOIo_rgpio_s_23dt12_PG[11:0]	[H] FFF		Input	hw_vio_1
zsys_JIRGPIOIo_rgpio_s_23dt8_unused[15:0]	[H] 0000		Output	hw_vio_1
zsys_JIRGPIOIo_rgpio_s_11dt8_bootmode[3:0]	[H] 5		Input	hw_vio_1
zsys_JIRGPIOIo_rgpio_s_7dt6_ER_ERST[1:0]	[H] 0		Input	hw_vio_1
zsys_JIRGPIOIo_rgpio_s_7dt0_data[7:0]	[H] 1F		Output	hw_vio_1
zsys_JIRGPIOIo_rgpio_s_6dt5_SD_CD[1:0]	[H] 1		Input	hw_vio_1
zsys_JIRGPIOIo_rgpio_s_3_unused	[B] 1		Input	hw_vio_1
zsys_JIRGPIOIo_rgpio_s_2_xmod1_button	[B] 1		Input	hw_vio_1
zsys_JIRGPIOIo_rgpio_s_1_S5_2_bootmode	[B] 0		Input	hw_vio_1
zsys_JIRGPIOIo_rgpio_s_0_S5_1_bootmode	[B] 0		Input	hw_vio_1
zsys_JIRGPIOIo_rgpio_m_enable	[B] 1		Output	hw_vio_1
zsys_JIRGPIOIo_rgpio_m_23dt12_unused[11:0]	[H] 000		Output	hw_vio_1
zsys_JIRGPIOIo_rgpio_m_23_PJTAG_SRST	[B] 1		Input	hw_vio_1
zsys_JIRGPIOIo_rgpio_m_22_PJTAG_TRST	[B] 1		Input	hw_vio_1
zsys_JIRGPIOIo_rgpio_m_21_FMC_CLKDIR	[B] 0		Input	hw_vio_1
zsys_JIRGPIOIo_rgpio_m_20_SD_WP	[B] 0		Input	hw_vio_1
zsys_JIRGPIOIo_rgpio_m_19_reserved	[B] 0		Input	hw_vio_1
zsys_JIRGPIOIo_rgpio_m_18_S5_4_FMCVADJ	[B] 1		Input	hw_vio_1
zsys_JIRGPIOIo_rgpio_m_17_S5_3_USER	[B] 1		Input	hw_vio_1
zsys_JIRGPIOIo_rgpio_m_16_XMOD2BUTTON	[B] 1		Input	hw_vio_1
zsys_JIRGPIOIo_rgpio_m_15dt13_PHY_LEDS[2:0]	[H] 7		Input	hw_vio_1
zsys_JIRGPIOIo_rgpio_m_12_CAN_FAULT	[B] 0		Input	hw_vio_1
zsys_JIRGPIOIo_rgpio_m_11dt8_muxsel[3:0]	[H] 0		Output	hw_vio_1
zsys_JIRGPIOIo_rgpio_m_11dt8_MUX[3:0]	[H] 0		Input	hw_vio_1
zsys_JIRGPIOIo_rgpio_m_7dt6_unused[1:0]	[H] 0		Output	hw_vio_1
zsys_JIRGPIOIo_rgpio_m_7dt0_data[7:0]	[H] 1F		Input	hw_vio_1
zsys_JIRGPIOIo_rgpio_m_5dt0_leds[5:0]	[H] 00		Output	hw_vio_1


  

Name	Value	Acti...	Directi...	VIO
zsys_JVio_CAN_0_S	[B] 0		Output	hw_vio_2
zsys_JVio_LED_HD	[B] 0		Output	hw_vio_2
zsys_JVio_LED_XMOD2	[B] 0		Output	hw_vio_2

Table 10: Vivado Hardware Manager

# 7 System Design - Vivado

## 7.1 Block Design



**Figure 1: Block Design****7.1.1 PS Interfaces**

Activated interfaces:

Type	Note
DDR	
QSPI	MIO
SD0	MIO
SD1	MIO
CAN0	EMIO
I2C0	MIO
PJTAG0	MIO
UART0	MIO
GPIO0	MIO
SWDT0..1	
TTC0..3	
GEM3	MIO
USB0	MIO/GTP
PCIe	MIO/GTP
SATA	GTP
DisplayPort	EMIO/GTP

**Table 11: PS Interfaces**

## 7.2 Constrains

---

### 7.2.1 Basic module constrains

---

#### **\_i\_bitgen.xdc**

```
set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]  
set_property BITSTREAM.CONFIG.UNUSEDPIN PULLNONE [current_design]
```

## 7.2.2 Design specific constrain

### **\_i\_io.xdc**

```

#System Controller IP
#LED_HD SC0 J3:31
#LED_XMOD SC17 J3:48
#CAN RX SC19 J3:52 B47_L2_P in
#CAN TX SC18 J3:50 B47_L2_N out
#CAN S SC16 J3:46 B47_L3_N out
set_property PACKAGE_PIN J14 [get_ports BASE_sc0]
set_property PACKAGE_PIN G13 [get_ports BASE_sc5]
set_property PACKAGE_PIN J15 [get_ports BASE_sc6]
set_property PACKAGE_PIN K15 [get_ports BASE_sc7]
set_property PACKAGE_PIN A15 [get_ports BASE_sc10_io]
set_property PACKAGE_PIN B15 [get_ports BASE_sc11]
set_property PACKAGE_PIN C13 [get_ports BASE_sc12]
set_property PACKAGE_PIN C14 [get_ports BASE_sc13]
set_property PACKAGE_PIN E13 [get_ports BASE_sc14]
set_property PACKAGE_PIN E14 [get_ports BASE_sc15]
set_property PACKAGE_PIN A13 [get_ports BASE_sc16]
set_property PACKAGE_PIN B13 [get_ports BASE_sc17]
set_property PACKAGE_PIN A14 [get_ports BASE_sc18]
set_property PACKAGE_PIN B14 [get_ports BASE_sc19]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc0]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc5]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc6]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc7]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc10_io]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc11]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc12]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc13]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc14]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc15]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc16]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc17]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc18]
set_property IOSTANDARD LVCMOS18 [get_ports BASE_sc19]

# PLL
#set_property PACKAGE_PIN AH6 [get_ports {si570_clk_p[0]}]
#set_property IOSTANDARD LVDS [get_ports {si570_clk_p[0]}]
#set_property IOSTANDARD LVDS [get_ports {si570_clk_n[0]}]
# Clocks
#set_property PACKAGE_PIN J8 [get_ports {B229_CLK1_clk_p[0]}]
#set_property PACKAGE_PIN F25 [get_ports {B128_CLK0_clk_p[0]}]
# SFP
#set_property PACKAGE_PIN G8 [get_ports {B230_CLK0_clk_p}]
# B230_RX3_P
#set_property PACKAGE_PIN A4 [get_ports {SFP1_rxp}]
# B230_TX3_P
#set_property PACKAGE_PIN A8 [get_ports {SFP1_txp}]

```



```
# B230_RX2_P
#set_property PACKAGE_PIN B2 [get_ports {SFP2_rxp}]
# B230_TX2_P
#set_property PACKAGE_PIN B6 [get_ports {SFP2_txp}]

# Audio Codec
#LRCLK          J3:49 B47_L9_N
#BCLK           J3:51 B47_L9_P
#DAC_SDATA     J3:53 B47_L7_N
#ADC_SDATA     J3:55 B47_L7_P
set_property PACKAGE_PIN G14 [get_ports LRCLK ]
set_property PACKAGE_PIN G15 [get_ports BCLK ]
set_property PACKAGE_PIN E15 [get_ports DAC_SDATA ]
set_property PACKAGE_PIN F15 [get_ports ADC_SDATA ]
set_property IOSTANDARD LVCMOS18 [get_ports LRCLK ]
set_property IOSTANDARD LVCMOS18 [get_ports BCLK ]
set_property IOSTANDARD LVCMOS18 [get_ports DAC_SDATA ]
set_property IOSTANDARD LVCMOS18 [get_ports ADC_SDATA ]
```

## 8 Software Design - Vitis

---

For SDK project creation, follow instructions from:

[Vitis](#)<sup>13</sup>

### 8.1 Application

---

SDK template in `./sw_lib/sw_apps/` available.

#### 8.1.1 zynqmp\_fsbl

---

TE modified 2019.2 FSBL

General:

- Modified Files: `xfsbl_main.c`, `xfsbl_hooks.h/.c`, `xfsbl_board.h/.c`(search for 'TE Mod' on source code)
- Add Files: `te_xfsbl_hooks.h/.c` (for hooks and board)\n
- General Changes:
  - Display FSBL Banner and Device Name

Module Specific:

- Add Files: all TE Files start with `te_*`
  - Si5345 Configuration
  - OTG+PCIe Reset over MIO
  - I2C MUX for EEPROM MAC

#### 8.1.2 zynqmp\_fsbl\_flash

---

TE modified 2019.2 FSBL

General:

- Modified Files: `xfsbl_initialisation.c`, `xfsbl_hw.h`, `xfsbl_handoff.c`, `xfsbl_main.c`
- General Changes:
  - Display FSBL Banner
  - Set FSBL Boot Mode to JTAG
  - Disable Memory initialisation

#### 8.1.3 zynqmp\_pmufw

---

Xilinx default PMU firmware.

#### 8.1.4 hello\_te0808

---

Hello TE0808 is a Xilinx Hello World example as endless loop instead of one console output.

---

<sup>13</sup> <https://wiki.trenz-electronic.de/display/PD/Vitis>

## 8.1.5 u-boot

---

U-Boot.elf is generated with PetaLinux. SDK/HSI is used to generate Boot.bin.

## 9 Software Design - PetaLinux

---

For PetaLinux installation and project creation, follow instructions from:

- [PetaLinux KICKstart](#)<sup>14</sup>

### 9.1 Config

---

Start with **petalinux-config** or **petalinux-config --get-hw-description**

Activate:

- CONFIG\_SUBSYSTEM\_PRIMARY\_SD\_PSU\_SD\_1\_SELECT=y
- CONFIG\_SUBSYSTEM\_ETHERNET\_PSU\_ETHERNET\_3\_MAC=""

### 9.2 U-Boot

---

Start with **petalinux-config -c u-boot**

Changes:

- CONFIG\_ENV\_IS\_NOWHERE=y
- # CONFIG\_ENV\_IS\_IN\_SPI\_FLASH is not set
- CONFIG\_I2C\_EEPROM=y
- CONFIG\_ZYNQ\_GEM\_I2C\_MAC\_OFFSET=0xFA
- CONFIG\_SYS\_I2C\_EEPROM\_ADDR=0x50
- CONFIG\_SYS\_I2C\_EEPROM\_BUS=2
- CONFIG\_SYS\_EEPROM\_SIZE=256
- CONFIG\_SYS\_EEPROM\_PAGE\_WRITE\_BITS=0
- CONFIG\_SYS\_EEPROM\_PAGE\_WRITE\_DELAY\_MS=0
- CONFIG\_SYS\_I2C\_EEPROM\_ADDR\_LEN=1
- CONFIG\_SYS\_I2C\_EEPROM\_ADDR\_OVERFLOW=0

Change platform-top.h:

---

<sup>14</sup> <https://wiki.trenz-electronic.de/display/PD/PetaLinux+KICKstart>

## 9.3 Device Tree

```

/include/ "system-conf.dtsi"
/ {
    chosen {
        xlnx,eeeprom = &eeeprom;
    };
};

/* notes:
serdes: // PHY TYP see: dt-bindings/phy/phy.h
*/

/* default */

/* SD */

&sdhci1 {
    // disable-wp;
    no-1-8-v;
};

/* USB */

&dwc3_0 {
    status = "okay";
    dr_mode = "host";
    snps,usb3_lpm_capable;
    snps,dis_u3_susphy_quirk;
    snps,dis_u2_susphy_quirk;
    phy-names = "usb2-phy","usb3-phy";
    phys = <&lane1 4 0 2 1000000000>;
    maximum-speed = "super-speed";
};

/* ETH PHY */

&gem3 {
    phy-handle = <&phy0>;
    phy0: phy0@1 {
        device_type = "ethernet-phy";
        reg = <1>;
    };
};

/* QSPI */

&qspi {
    #address-cells = <1>;
    #size-cells = <0>;
};

```

```

status = "okay";
flash0: flash@0 {
    compatible = "jedec,spi-nor";
    reg = <0x0>;
    #address-cells = <1>;
    #size-cells = <1>;
};

/* I2C */
&i2c0 {
    i2cswitch@73 { // u
        compatible = "nxp,pca9548";
        #address-cells = <1>;
        #size-cells = <0>;
        reg = <0x73>;
        i2c-mux-idle-disconnect;
        i2c@0 { // MCLK TEBF0808 SI5338A, 570FBB000290DG_unassembled
            #address-cells = <1>;
            #size-cells = <0>;
            reg = <0>;
        };
        i2c@1 { // SFP TEBF0808 PCF8574DWR
            #address-cells = <1>;
            #size-cells = <0>;
            reg = <1>;
        };
        i2c@2 { // PCIE
            #address-cells = <1>;
            #size-cells = <0>;
            reg = <2>;
        };
        i2c@3 { // SFP1 TEBF0808
            #address-cells = <1>;
            #size-cells = <0>;
            reg = <3>;
        };
        i2c@4 { // SFP2 TEBF0808
            #address-cells = <1>;
            #size-cells = <0>;
            reg = <4>;
        };
        i2c@5 { // TEBF0808 EEPROM
            #address-cells = <1>;
            #size-cells = <0>;
            reg = <5>;
            eeprom: eeprom@50 {
                compatible = "atmel,24c08";
                reg = <0x50>;
            };
        };
        i2c@6 { // TEBF0808 FMC
            #address-cells = <1>;
            #size-cells = <0>;
            reg = <6>;
        };
    };
};

```

```

};
i2c@7 { // TEBF0808 USB HUB
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <7>;
};
};
i2cswitch@77 { // u
    compatible = "nxp,pca9548";
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <0x77>;
    i2c-mux-idle-disconnect;
    i2c@0 { // TEBF0808 PMOD P1
        #address-cells = <1>;
        #size-cells = <0>;
        reg = <0>;
    };
};
i2c@1 { // i2c Audio Codec
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <1>;
    /*
    adau1761: adau1761@38 {
        compatible = "adi,adau1761";
        reg = <0x38>;
    };
    */
};
i2c@2 { // TEBF0808 Firefly A
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <2>;
};
i2c@3 { // TEBF0808 Firefly B
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <3>;
};
i2c@4 { //Module PLL Si5338 or SI5345
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <4>;
};
i2c@5 { //TEBF0808 CPLD
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <5>;
};
i2c@6 { //TEBF0808 Firefly PCF8574DWR
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <6>;
};
i2c@7 { // TEBF0808 PMOD P3
    #address-cells = <1>;

```

```
        #size-cells = <0>;  
        reg = <7>;  
    };  
};  
};
```

## 9.4 Kernel

---

Start with **petalinux-config -c kernel**

Changes:

- CONFIG\_CPU\_IDLE is not set (only needed to fix JTAG Debug issue)
- CONFIG\_CPU\_FREQ is not set (only needed to fix JTAG Debug issue)
- CONFIG\_EDAC\_CORTEX\_ARM64=y

## 9.5 Rootfs

---

Start with **petalinux-config -c rootfs**

Changes:

- CONFIG\_i2c-tools=y
- CONFIG\_busybox-httpd=y (for web server app)
- CONFIG\_packagegroup-petalinux-utils(util-linux,cpufrequtils,bridge-utils,mtd-utils,usbutils,pciutils,canutils,i2c-tools,smartmontools,e2fsprogs)

## 9.6 Applications

---

See: \os\petalinux\project-spec\meta-user\recipes-apps\

### 9.6.1 startup

---

Script App to load init.sh from SD Card if available.

### 9.6.2 webfwu

---

Webserver application accemble for Zynq access. Need busybox-httpd



## 10 Additional Software

---

### 10.1 SI5345

---

File location <design name>/misc/Si5345/Si5345-\*.slabtimeproj

General documentation how you work with these project will be available on [Si5345](#)<sup>15</sup>



---

<sup>15</sup> <https://wiki.trenz-electronic.de/display/PD/Si5345>


## 11 Appx. A: Change History and Legal Notices

### 11.1 Document Change History

To get content of older revision got to "Change History" of this page and select older document revision number.

Date	Document Revision	Authors	Description
 2020-11-06	v.41(see page 6)	 John Hartfiel <sup>16</sup>	<ul style="list-style-type: none"> <li>• typo bugfix for programming part</li> </ul>
2020-09-29	v.40	John Hartfiel	<ul style="list-style-type: none"> <li>• new assembly variants</li> </ul>
2020-03-25	v.37	John Hartfiel	<ul style="list-style-type: none"> <li>• script update</li> </ul>
2020-02-25	v.35	John Hartfiel	<ul style="list-style-type: none"> <li>• Update requirement section</li> </ul>
2020-01-23	v.34	John Hartfiel	<ul style="list-style-type: none"> <li>• new assembly variants</li> <li>• Release 2019.2</li> </ul>
2019-08-09	v.32	John Hartfiel	<ul style="list-style-type: none"> <li>• new assembly variants</li> <li>• small FSBL update</li> <li>• minor document style update</li> </ul>
2019-05-07	v.29	John Hartfiel	<ul style="list-style-type: none"> <li>• Release 2018.3</li> </ul>
2018-08-09	v.27	John Hartfiel	<ul style="list-style-type: none"> <li>• Release 2018.2</li> </ul>
2018-05-25	v.21	John Hartfiel	<ul style="list-style-type: none"> <li>• Solved known issues</li> </ul>
2018-04-30	v.19	John Hartfiel	<ul style="list-style-type: none"> <li>• Update known issues</li> </ul>
2018-03-29	v.18	John Hartfiel	<ul style="list-style-type: none"> <li>• New assembly variant</li> </ul>
2018-02-08	v.16	John Hartfiel	<ul style="list-style-type: none"> <li>• Solved known issues</li> </ul>

<sup>16</sup> <https://wiki.trenz-electronic.de/display/~j.hartfiel>

Date	Document Revision	Authors	Description
2018-01-29	v.10	John Hartfiel	<ul style="list-style-type: none"> <li>Update known issues</li> </ul>
2018-01-18	v.8	John Hartfiel	<ul style="list-style-type: none"> <li>Update documentation only</li> </ul>
2018-01-17	v.7	John Hartfiel	<ul style="list-style-type: none"> <li>Update design</li> </ul>
2018-01-15	v.4	John Hartfiel	<ul style="list-style-type: none"> <li>Release 2017.4</li> </ul>
2017-12-20	v.2	John Hartfiel	<ul style="list-style-type: none"> <li>Release 2017.2</li> </ul>
	All	 <sup>17</sup>	

**Table 12: Document change history.**

## 11.2 Legal Notices

---

## 11.3 Data Privacy

---

Please also note our data protection declaration at <https://www.trenz-electronic.de/en/Data-protection-Privacy>

## 11.4 Document Warranty

---

The material contained in this document is provided “as is” and is subject to being changed at any time without notice. Trenz Electronic does not warrant the accuracy and completeness of the materials in this document. Further, to the maximum extent permitted by applicable law, Trenz Electronic disclaims all warranties, either express or implied, with regard to this document and any information contained herein, including but not limited to the implied warranties of merchantability, fitness for a particular purpose or non infringement of intellectual property. Trenz Electronic shall not be liable for errors or for incidental or consequential damages in connection with the furnishing, use, or performance of this document or of any information contained herein.

## 11.5 Limitation of Liability

---

In no event will Trenz Electronic, its suppliers, or other third parties mentioned in this document be liable for any damages whatsoever (including, without limitation, those resulting from lost profits, lost data or business interruption) arising out of the use, inability to use, or the results of use of this document, any documents linked to this document, or the materials or information contained at any or all such documents. If your use of the materials or information from this document results in the need for servicing, repair or correction of equipment or data, you assume all costs thereof.

---

<sup>17</sup> <https://wiki.trenz-electronic.de/display/~j.hartfiel>

## 11.6 Copyright Notice

---

No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation into a foreign language) without prior agreement and written consent from Trenz Electronic.

## 11.7 Technology Licenses

---

The hardware / firmware / software described in this document are furnished under a license and may be used / modified / copied only in accordance with the terms of such license.

## 11.8 Environmental Protection

---

To confront directly with the responsibility toward the environment, the global community and eventually also oneself. Such a resolution should be integral part not only of everybody's life. Also enterprises shall be conscious of their social responsibility and contribute to the preservation of our common living space. That is why Trenz Electronic invests in the protection of our Environment.

## 11.9 REACH, RoHS and WEEE

---

### **REACH**

Trenz Electronic is a manufacturer and a distributor of electronic products. It is therefore a so called downstream user in the sense of [REACH](#)<sup>18</sup>. The products we supply to you are solely non-chemical products (goods). Moreover and under normal and reasonably foreseeable circumstances of application, the goods supplied to you shall not release any substance. For that, Trenz Electronic is obliged to neither register nor to provide safety data sheet. According to present knowledge and to best of our knowledge, no [SVHC \(Substances of Very High Concern\) on the Candidate List](#)<sup>19</sup> are contained in our products. Furthermore, we will immediately and unsolicited inform our customers in compliance with REACH - Article 33 if any substance present in our goods (above a concentration of 0,1 % weight by weight) will be classified as SVHC by the [European Chemicals Agency \(ECHA\)](#)<sup>20</sup>.

### **RoHS**

Trenz Electronic GmbH herewith declares that all its products are developed, manufactured and distributed RoHS compliant.

### **WEEE**

Information for users within the European Union in accordance with Directive 2002/96/EC of the European Parliament and of the Council of 27 January 2003 on waste electrical and electronic equipment (WEEE).

Users of electrical and electronic equipment in private households are required not to dispose of waste electrical and electronic equipment as unsorted municipal waste and to collect such waste electrical and electronic equipment separately. By the 13 August 2005, Member States shall have ensured that systems are set up allowing final holders and distributors to return waste electrical and electronic equipment at least free of charge. Member States shall ensure the availability and accessibility of the necessary collection facilities. Separate collection is the precondition to ensure specific treatment and recycling of waste electrical and electronic equipment and is necessary to achieve the chosen level of protection of human health and the environment in the European Union. Consumers have to actively contribute to the success of such collection and the return of waste electrical and electronic equipment. Presence of hazardous substances in electrical and electronic equipment results in potential

---


<sup>18</sup> <http://guidance.echa.europa.eu/>

<sup>19</sup> <https://echa.europa.eu/candidate-list-table>

<sup>20</sup> <http://www.echa.europa.eu/>

effects on the environment and human health. The symbol consisting of the crossed-out wheeled bin indicates separate collection for waste electrical and electronic equipment.

Trenz Electronic is registered under WEEE-Reg.-Nr. DE97922676.

 2019-06-07