

Regarding the usage of our schematics and alike documentation for Trenz module TE0813.

Project is protected under copyright and we strongly and strictly prohibit the reverse engineering or recreation, even if the design is just adapted or modified.


TE0813 is protected under such right and in case of plagiarism we will have to do anything necessary in order to protect our assets.

Schematics and other handouts serve for informational purposes only!

Drawn by	ED
Checked by	MR
Assembly variant	2AE81-A
Created by	ED
Modified by	ED
Modified at	2023-05-17



Title: TE0813 - Legal Notices		
A4	Number: TE0813 2AE81-A	Rev. 02
Date: 17.07.2023	Copyright: Trenz Electronic GmbH	Page 1 of 30
Filename: Legal Notices Modules.SchDoc		




### Supported Voltage Ranges:

Power Rail	Direction	Range	Tolerance	Description	Note
3.3VIN	IN	3.3V	+/- 5 %	Micromodule Power	Management voltage rail, supplied by power rail
PL_DCIN	IN	3.3V	+/- 5 %	Micromodule Power	Programmable Logic, supplied by power rail
LP_DCDC	IN	3.3V	+/- 3 %	Micromodule Power	Low-Power Domain, supplied by power rail
GT_DCDC	IN	3.3V	+/- 3 %	Micromodule Power	GTH Transceiver, supplied by power rail
DCDCIN	IN	3.3V	+/- 5 %	Micromodule Power	Full-Power Domain and GTR, supplied by power rail
VCCO_64	IN	1.0 V - 1.8 V	+/- 3 %	HP IO Bank 64	Supplied by external power rail via B2B connector
VCCO_65	IN	1.0 V - 1.8 V	+/- 3 %	HP IO Bank 65	Supplied by external power rail via B2B connector
VCCO_66	IN	1.0 V - 1.8 V	+/- 3 %	HP IO Bank 66	Supplied by external power rail via B2B connector
VCCO_25	IN	1.2 V - 3.3 V	+/- 3 %	HD IO Bank 25	Supplied by external power rail via B2B connector
VCCO_26	IN	1.2 V - 3.3 V	+/- 3 %	HD IO Bank 26	Supplied by external power rail via B2B connector
PSBATT	IN	1.2 V - 1.5 V	-	RTC / BBRAM	Supplied by external power rail via B2B connector
PL_1V8	OUT	1.8 V	+/- 3 %	Power for Carrier	Micromodule: Programmable Logic
PS_1V8	OUT	1.8 V	+/- 3 %	Power for Carrier	Micromodule: Processing System
DDR_1V2	OUT	1.2 V	+/- 3 %	Power for Carrier	Micromodule: PS DDR I/O Supply


### I2C Address:


Device	I2C ADDR	Note
PLL <b>U5</b>	0x70	-
EEPROM <b>U28</b>	0x50	-




Title: <b>TE0813 - System Overview</b>		
A4	Number: <b>TE0813 2AE81-A</b>	Rev. <b>02</b>
Date: <b>17.07.2023</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>2</b> of <b>30</b>
Filename: <b>TE0813-Overview.SchDoc</b>		

REV	DATE	Description	
-01	2021-05	Initial revision	VT
	2022-03	Added Table with Supported Voltage Ranges	
	2022-05	Changed DCDC U4 TPS548A28 to MPQ8633BGLE-Z Changed C92 100nF to 1nF	
	2022-11	Added additional Info about Voltage Range	
-02	2023-07	<p>1. Change DCDC U11 from EN6347QI to MPM3860GQW-Z and adapted according circuits.</p> <p>2. Connected DDR4-TEN signals together for U2, U3, U9, and U12 and pulled them low via 499 Ohm resistor R131. Added a testpoint TP3 for DDR4-TEN.</p> <p>3. Changed voltage rail from 1.35 V to 1.45 V via adapting voltage divider resistors R33 and R38 and changed according voltage rail name PL_GT_1V35 to PL_GT_1V45.</p> <p>4. Changed voltage rail from 1.05 V to 1.15 V via adaption voltage divider resistors R44 and R46 and changed according rail name PL_GT_1V05 to PL_GT_1V15.</p> <p>5. Added diode D2 between U41 pin 3 net MR and voltage rail 3.3VIN.</p> <p>6. Connected enable signal for U11 and U33 from "3.3VIN" to "PG_PL_VCCINT".</p> <p>7. Added capacitors C137, C147, and C148 for VTT voltage rail.</p> <p>8. Added resistors R132 (default: not fitted) and R133 to supply U4 VCC either from "PL_DCCIN" or from "3.3VIN".</p> <p>9. Change resistor R92 from 4.22 kOhm to 9.09 kOhm to set current limit to nearly 14.5 A for U4.</p> <p>10. Added remote sense option:</p> <p>10.1 R134 for U30</p> <p>10.2 R135 for U29</p> <p>10.3 R136 for U31</p> <p>11. Added decoupling capacitors:</p> <p>11.1 C210 and C211 for U5.</p> <p>11.2 C190 for U7.</p> <p>11.3 C198, C199, and C213 for U8.</p> <p>11.4 C153, C170...172 for U9</p> <p>11.5 C196 C197, and C212 for U10.</p> <p>11.6 C156 and C157 for U12</p> <p>11.7 C207 and C208 for U14.</p> <p>11.8 C189 for U17.</p> <p>11.9 C149...152, C205, and C206 for U18</p> <p>11.10 C209 and C217 for U21.</p> <p>11.11 C214...216 for U22.</p> <p>11.12 C154 and C155 for U24</p> <p>11.13 C188 and C191 for U26.</p> <p>11.14 C187 and C195 for U27.</p> <p>11.15 C203 and C204 for U34.</p> <p>11.16 C201 for U39.</p> <p>11.17 C202 for U40.</p> <p>11.18 C178 for U41.</p> <p>11.19 C200 for U44.</p> <p>12. Added testpoints TP4, TP19, TP26.</p> <p>13. Added UKCA logo.</p> <p>14. Change 100 nF capacitors C135 and C136 from 6.3 V to 25 V for BOM optimization.</p>	ED

	Title: <b>TE0813 - Revision History</b>		
	A4	Number: <b>TE0813 2AE81-A</b>	Rev. <b>02</b>
	Date: <b>17.07.2023</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>3</b> of <b>30</b>
	Filename: <b>Revision Changes.SchDoc</b>		



- EN\_GT\_R Net name
- Power bus
- - - - - Control signal
- - - - - Power bus in FPGA speedgrade -1/-2/-3 assembly variants
- - - - - Power bus in FPGA speedgrade -1L/-2L assembly variants (low power)
- PL\_DCIN  
0.9V Optional power converter
- & Logic AND gate



Title: TE0813 - Power Diagram		
A3	Number: TE0813 2AE81-A	Rev. 02
Datum: 2021-01-19	Copyright: Trenz Electronic GmbH	Page 4 of 30
Filename: Power_Diagram.SchDoc		

1

2

3

4

Special notes:

A

A

B


B

C


C

D


D




Mount.Hole 3.2mm für Unterlegscheibe




Mount.Hole 3.2mm für Unterlegscheibe




Mount.Hole 3.2mm für Unterlegscheibe




Mount.Hole 3.2mm für Unterlegscheibe




Mount.Hole 3.2mm für Unterlegscheibe




Mount.Hole 3.2mm für Unterlegscheibe



Mount.Hole 3.2mm für Unterlegscheibe



Mount.Hole 3.2mm für Unterlegscheibe



UKCA1

UKCA Logo on Top Overlay

UKCA-TOPOVERLAY

CE1

CE Logo on Top Overlay

CE-TOPOVERLAY

MECH1

TE Address Overlay

LOGO ADDRESS

LOGO1

TE Logo PRINT Layer

LOGO PRINT

Serial  
Serialnumber 6,3 x 6.3mm




Title: <b>TE0813</b>		
A4	Number: <b>TE0813 2AE81-A</b>	Rev. <b>02</b>
Date: <b>17.07.2023</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>5</b> of <b>30</b>
Filename: <b>TE0813.SchDoc</b>		

1

2

3

4




\* Bank 224 only for XCZU4/5  
 B\* GTH 4 Lanes  
 B66 52 IO, 24 LVDS Pairs  
 Consider AC coupling for MGT signals!

- Bank 25 / 45 HD ..VCC025
- Bank 26 / 46 HD ..VCC026
- Bank 64 HP ..VCC064
- Bank 65 HP ..VCC065
- Bank 65 HP ..VCC066

TP8 — GND  
 Testpoint 0.8mm  
 TP7 — GND  
 Testpoint 0.8mm



Title: <b>TE0813 - Connector J1</b>		
A4	Number: <b>TE0813 2AE81-A</b>	Rev. <b>02</b>
Date: <b>17.07.2023</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>6</b> of <b>30</b>
Filename: <b>J1.SchDoc</b>		




JTAG I2C  
 PLL CLK IN  
 PLL CLK OUT  
 GTR 2 CLK IN  
 GTR 4 Lanes

Consider AC coupling for MGT signals!

- Bank 25 / 45 HD 0..VCC025
- Bank 26 / 46 HD 0..VCC026
- Bank 64 HP 0..VCC064
- Bank 65 HP 0..VCC065
- Bank 65 HP 0..VCC066



Title: TE0813 - Connector J2		
A4	Number: TE0813 2AE81-A	Rev. 02
Date: 17.07.2023	Copyright: Trenz Electronic GmbH	Page 7 of 30
Filename: J2.SchDoc		



- Bank 25 / 45 HD ..VCC025
- Bank 26 / 46 HD ..VCC026
- Bank 64 HP ..VCC064
- Bank 65 HP ..VCC065
- Bank 65 HP ..VCC066


\* Bank 25 for XCZU/3  
 \* Bank 45 for XCZU/4/5  
 \*\* Bank 26 for XCZU/3  
 \*\* Bank 46 for XCZU/4/5  
 \*\*\* Bank 224 only for XCZU/4/5

B\* 24 IO, 12 LVDS Pairs  
 B\*\* 24 IO, 12 LVDS Pairs  
 B\*\*\* GTH 1 CLK IN  
 65 MIO



Title: TE0813 - Connector J3		
A4	Number: TE0813 2AE81-A	Rev. 02
Date: 17.07.2023	Copyright: Trenz Electronic GmbH	Page 8 of 30
Filename: J3.SchDoc		





- Bank 25 / 45 HD ..VCCO25
- Bank 26 / 46 HD ..VCCO26
- Bank 64 HP ..VCCO64
- Bank 65 HP ..VCCO65
- Bank 65 HP ..VCCO66



Title: TE0813 - Connector J4		
A4	Number: TE0813 2AE81-A	Rev. 02
Date: 17.07.2023	Copyright: Trenz Electronic GmbH	Page 9 of 30
Filename: J4.SchDoc		

1

2

3

4

1

2

3

4

A

A

B





B

C


C

D


D




Title: TE0813 - HD Banks		
A4	Number: TE0813 2AE81-A	Rev. 02
Date: 17.07.2023	Copyright: Trenz Electronic GmbH	Page 10 of 30
Filename: B_HD.SchDoc		




Title: TE0813 - Config		
A4	Number: TE0813 2AE81-A	Rev. 02
Date: 17.07.2023	Copyright: Trenz Electronic GmbH	Page 11 of 30
Filename: CONFIG.SchDoc		




Title: <b>TE0813 - B64</b>		
A4	Number: <b>TE0813 2AE81-A</b>	Rev. <b>02</b>
Date: <b>17.07.2023</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>12</b> of <b>30</b>
Filename: <b>B64.SchDoc</b>		




Title: <b>TE0813 - B65</b>		
A4	Number: <b>TE0813 2AE81-A</b>	Rev. <b>02</b>
Date: <b>17.07.2023</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>13</b> of <b>30</b>
Filename: <b>B65.SchDoc</b>		



Title: TE0813 - B66		
A4	Number: TE0813 2AE81-A	Rev. 02
Date: 17.07.2023	Copyright: Trenz Electronic GmbH	Page 14 of 30
Filename: B66.SchDoc		



Title: <b>TE0813 - MIO Banks</b>		
A4	Number: <b>TE0813 2AE81-A</b>	Rev. <b>02</b>
Date: <b>17.07.2023</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>15</b> of <b>30</b>
Filename: <b>B_MIO.SchDoc</b>		



U11		BANK 504 PSDDR	
VCCO_PSDDR_504	PS_DDR_CK0_504	W25	DDR4-CLK0_P
VCCO_PSDDR_504	PS_DDR_CK_N0_504	W26	DDR4-CLK0_N
VCCO_PSDDR_504	PS_DDR_CKE0_504	V28	DDR4-CKE0
VCCO_PSDDR_504	PS_DDR_CK1_504	Y24	
VCCO_PSDDR_504	PS_DDR_CK_N1_504	Y25	
VCCO_PSDDR_504	PS_DDR_CKE1_504	V27	
VCC_PSDDR_PLL	PS_DDR_A0_504	W28	DDR4-A0
VCC_PSDDR_PLL	PS_DDR_A1_504	Y28	DDR4-A1
VCC_PSDDR_PLL	PS_DDR_A2_504	AB28	DDR4-A2
VCC_PSDDR_PLL	PS_DDR_A3_504	AA28	DDR4-A3
VCC_PSDDR_PLL	PS_DDR_A4_504	Y27	DDR4-A4
VCC_PSDDR_PLL	PS_DDR_A5_504	AA27	DDR4-A5
VCC_PSDDR_PLL	PS_DDR_A6_504	Y22	DDR4-A6
VCC_PSDDR_PLL	PS_DDR_A7_504	AA23	DDR4-A7
VCC_PSDDR_PLL	PS_DDR_A8_504	AA22	DDR4-A8
VCC_PSDDR_PLL	PS_DDR_A9_504	AB23	DDR4-A9
VCC_PSDDR_PLL	PS_DDR_A10_504	AA25	DDR4-A10
VCC_PSDDR_PLL	PS_DDR_A11_504	AA26	DDR4-A11
VCC_PSDDR_PLL	PS_DDR_A12_504	AB25	DDR4-A12
VCC_PSDDR_PLL	PS_DDR_A13_504	AB26	DDR4-A13
VCC_PSDDR_PLL	PS_DDR_A14_504	AB24	DDR4-A14
VCC_PSDDR_PLL	PS_DDR_A15_504	AC24	DDR4-A15
VCC_PSDDR_PLL	PS_DDR_A16_504	AC23	DDR4-A16
VCC_PSDDR_PLL	PS_DDR_A17_504	AC22	DDR4-A17
PS_DDR_CS_N0_504		W27	DDR4-CS
PS_DDR_CS_N1_504		V26	
PS_DDR_BA0_504		V23	DDR4-BA0
PS_DDR_BA1_504		W22	DDR4-BA1
PS_DDR_BG0_504		W24	DDR4-BG0
PS_DDR_BG1_504		V22	DDR4-BG1
PS_DDR_PARITY_504		V24	DDR4-PAR
PS_DDR_RAM_RST_N_504		U23	DDR4-RESET
PS_DDR_ACT_N_504		Y23	DDR4-ACT
PS_DDR_ALERT_N_504		U25	DDR4-ALERT
PS_DDR_ZQ_504		U24	R2 240R
PS_DDR_ODT0_504		U28	DDR4-ODT0
PS_DDR_ODT1_504		U26	

XCZU2CG-1SFVC784E

U1J		BANK 504 PSDDR	
DQ0	AD21	PS_DDR_DQ0_504	PS_DDR_DQ32_504
DQ1	AE20	PS_DDR_DQ1_504	PS_DDR_DQ33_504
DQ2	AD20	PS_DDR_DQ2_504	PS_DDR_DQ34_504
DQ3	AF20	PS_DDR_DQ3_504	PS_DDR_DQ35_504
DQ4	AH21	PS_DDR_DQ4_504	PS_DDR_DQ36_504
DQ5	AH20	PS_DDR_DQ5_504	PS_DDR_DQ37_504
DQ6	AH19	PS_DDR_DQ6_504	PS_DDR_DQ38_504
DQ7	AG19	PS_DDR_DQ7_504	PS_DDR_DQ39_504
DQ8	AF22	PS_DDR_DQ8_504	PS_DDR_DQ40_504
DQ9	AH22	PS_DDR_DQ9_504	PS_DDR_DQ41_504
DQ10	AE22	PS_DDR_DQ10_504	PS_DDR_DQ42_504
DQ11	AD23	PS_DDR_DQ11_504	PS_DDR_DQ43_504
DQ12	AH23	PS_DDR_DQ12_504	PS_DDR_DQ44_504
DQ13	AH24	PS_DDR_DQ13_504	PS_DDR_DQ45_504
DQ14	AE24	PS_DDR_DQ14_504	PS_DDR_DQ46_504
DQ15	AG24	PS_DDR_DQ15_504	PS_DDR_DQ47_504
DQ16	AC26	PS_DDR_DQ16_504	PS_DDR_DQ48_504
DQ17	AD26	PS_DDR_DQ17_504	PS_DDR_DQ49_504
DQ18	AD25	PS_DDR_DQ18_504	PS_DDR_DQ50_504
DQ19	AD24	PS_DDR_DQ19_504	PS_DDR_DQ51_504
DQ20	AG26	PS_DDR_DQ20_504	PS_DDR_DQ52_504
DQ21	AH25	PS_DDR_DQ21_504	PS_DDR_DQ53_504
DQ22	AH26	PS_DDR_DQ22_504	PS_DDR_DQ54_504
DQ23	AG25	PS_DDR_DQ23_504	PS_DDR_DQ55_504
DQ24	AH27	PS_DDR_DQ24_504	PS_DDR_DQ56_504
DQ25	AH28	PS_DDR_DQ25_504	PS_DDR_DQ57_504
DQ26	AF28	PS_DDR_DQ26_504	PS_DDR_DQ58_504
DQ27	AG28	PS_DDR_DQ27_504	PS_DDR_DQ59_504
DQ28	AC27	PS_DDR_DQ28_504	PS_DDR_DQ60_504
DQ29	AD27	PS_DDR_DQ29_504	PS_DDR_DQ61_504
DQ30	AD28	PS_DDR_DQ30_504	PS_DDR_DQ62_504
DQ31	AC28	PS_DDR_DQ31_504	PS_DDR_DQ63_504
DDR4-DQS0_P	AF21	PS_DDR_DQS_P0_504	PS_DDR_DQ64_504
DDR4-DQS0_N	AG21	PS_DDR_DQS_N0_504	PS_DDR_DQ65_504
DDR4-DQS1_P	AF23	PS_DDR_DQS_P1_504	PS_DDR_DQ66_504
DDR4-DQS1_N	AG23	PS_DDR_DQS_N1_504	PS_DDR_DQ67_504
DDR4-DQS2_P	AF25	PS_DDR_DQS_P2_504	PS_DDR_DQ68_504
DDR4-DQS2_N	AF26	PS_DDR_DQS_N2_504	PS_DDR_DQ69_504
DDR4-DQS3_P	AE27	PS_DDR_DQS_P3_504	PS_DDR_DQ70_504
DDR4-DQS3_N	AF27	PS_DDR_DQS_N3_504	PS_DDR_DQ71_504
DDR4-DQS4_P	N23	PS_DDR_DQS_P4_504	PS_DDR_DM0_504
DDR4-DQS4_N	M23	PS_DDR_DQS_N4_504	PS_DDR_DM1_504
DDR4-DQS5_P	L23	PS_DDR_DQS_P5_504	PS_DDR_DM2_504
DDR4-DQS5_N	K23	PS_DDR_DQS_N5_504	PS_DDR_DM3_504
DDR4-DQS6_P	N26	PS_DDR_DQS_P6_504	PS_DDR_DM4_504
DDR4-DQS6_N	N27	PS_DDR_DQS_N6_504	PS_DDR_DM5_504
DDR4-DQS7_P	J26	PS_DDR_DQS_P7_504	PS_DDR_DM6_504
DDR4-DQS7_N	J27	PS_DDR_DQS_N7_504	PS_DDR_DM7_504
	R27	PS_DDR_DQS_P8_504	PS_DDR_DM8_504
	T27	PS_DDR_DQS_N8_504	

XCZU2CG-1SFVC784E



Title: <b>TE0813 - PS_DDR</b>		
A4	Number: <b>TE0813 2AE81-A</b>	Rev. <b>02</b>
Date: <b>17.07.2023</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>16</b> of <b>30</b>
Filename: <b>PS_DDR.SchDoc</b>		



1

2

3

4

A

A

B


B

C

C

D

D




Title: TE0813 - PS_GT		
A4	Number: TE0813 2AE81-A	Rev. 02
Date: 17.07.2023	Copyright: Trenz Electronic GmbH	Page 17 of 30
Filename: B_PS_GT.SchDoc		


1


2

3




4






		Title: TE0813 - B224 - GTH	
		A4	Number: TE0813 2AE81-A
Date: 17.07.2023		Copyright: Trenz Electronic GmbH	
Filename: B_GT.SchDoc			
Page 18 of 30			





Title: TE0813 - ZU_PS_POWER		
A4	Number: TE0813 2AE81-A	Rev. 02
Date: 17.07.2023	Copyright: Trenz Electronic GmbH	Page 19 of 30
Filename: ZU_PS_POWER.SchDoc		





	Title: <b>TE0813 - ZU_POWER</b>		
	A4	Number: <b>TE0813 2AE81-A</b>	Rev. <b>02</b>
	Date: <b>17.07.2023</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>20</b> of <b>30</b>
	Filename: <b>ZU_POWER.SchDoc</b>		



Title: TE0813 - DDR4_1_RAM		
A4	Number: TE0813 2AE81-A	Rev. 02
Date: 17.07.2023	Copyright: Trenz Electronic GmbH	Page 21 of 30
Filename: DDR4-RAM.SchDoc		



Title: TE0813 - DDR4_2_RAM		
A4	Number: TE0813 2AE81-A	Rev. 02
Date: 17.07.2023	Copyright: Trenz Electronic GmbH	Page 22 of 30
Filename: DDR4-RAM_2.SchDoc		



Title: TE0813 - DDR4_3_RAM		
A4	Number: TE0813 2AE81-A	Rev. 02
Date: 17.07.2023	Copyright: Trenz Electronic GmbH	Page 23 of 30
Filename: DDR4-RAM_3.SchDoc		

A

A

B



B

C

C





D

D




Title: TE0813 - DDR4_4_RAM		
A4	Number: TE0813 2AE81-A	Rev. 02
Date: 17.07.2023	Copyright: Trenz Electronic GmbH	Page 24 of 30
Filename: DDR4-RAM_4.SchDoc		






Title: TE0813 - DDR4_TERM		
A4	Number: TE0813 2AE81-A	Rev. 02
Date: 17.07.2023	Copyright: Trenz Electronic GmbH	Page 25 of 30
Filename: DDR4-TERM.SchDoc		



**EEPROM for MAC**  
 Slave ADDR:  
 0x50 = 0b1010000


**Clock Generator**  
 Slave ADDR:  
 0x70 = 0b1110000

		Title: TE0813 - CLOCK	
		A4	Number: TE0813 2AE81-A
Date: 17.07.2023		Copyright: Trenz Electronic GmbH	
Filename: Clock.SchDoc		Page 26 of 30	

U4 can be TPS548A28RWWR or MPQ8633BGLE-Z which is up to Trenz Electronic GmbH.

### PL VCCINT

#### 1st




@0.853V / Speedgrade -1, -2  
 @0.720V / Speedgrade -1L, -2L  
 @0.900V / Speedgrade -3

Forced CCM  
 800kHz  
 I\_lim ~ 14.5 A

FPGA Speedgrade	R13	R49	PL_VCCINT
-1LI	2 kOhm	10 kOhm	0.720 V
-2LE	2 kOhm	10 kOhm	0.720 V
-1	4.22 kOhm	10 kOhm	0.853 V
-2	4.22 kOhm	10 kOhm	0.853 V
-3E	10 kOhm	20 kOhm	0.900 V


U4 pin compatible with  
 -- TPS548B28 (20A)  
 -- TPS548A28 (15A)  
 -- TPS54JA20 (12A)

	Title: <b>TE0813 - POWER_1</b>		
	A4	Number: <b>TE0813 2AE81-A</b>	Rev. <b>02</b>
	Date: <b>17.07.2023</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>27</b> of <b>30</b>
	Filename: <b>POWER.SchDoc</b>		




### VCCINT\_IO & VCCBRAM


Add U33 when -1L1/2LE FPGA is used



### PL VCCIO







### VCU







Title: TE0813 - POWER_2		
A4	Number: TE0813 2AE81-A	Rev. 02
Date: 17.07.2023	Copyright: Trenz Electronic GmbH	Page 28 of 30
Filename: POWER_1.SchDoc		

# Full-power domain







# DDR4





PL MGT

Title: <b>TE0813 - POWER_3</b>		
A4	Number: <b>TE0813 2AE81-A</b>	Rev. <b>02</b>
Date: <b>17.07.2023</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>29</b> of <b>30</b>
Filename: <b>POWER_2.SchDoc</b>		




## Low-power domain



## PS MGT



## PS MIO VCCIO



Net Name	Voltage Rail	Low Detect
LP_OV85	0.85 V	0.743 V
3.3VIN	3.3 V	2.941 V



Title: TE0813 - POWER_4		
A4	Number: TE0813 2AE81-A	Rev. 02
Date: 17.07.2023	Copyright: Trenz Electronic GmbH	Page 30 of 30
Filename: POWER_3.SchDoc		