

1

2

3

4

A

A

B

B

C

C

D

D

U\_DDR3-RAM  
DDR3-RAM.SchDoc

U\_USB-PHY  
USB-PHY.SchDoc

U\_ETH1  
ETH1.SchDoc

U\_SOC  
SOC.SchDoc

U\_CPLD  
CPLD.SchDoc

U\_POWER2  
POWER2.SchDoc

U\_Clock  
Clock.SchDoc

U\_eMMC  
eMMC.SchDoc






U\_Connectors  
Connectors.SchDoc

U\_POWER  
POWER.SchDoc


U\_POWER3  
POWER3.SchDoc

LOGO1  
TE Logo PRINT Layer

LOGO PRINT



Serial  
Serialnumber 6,3 x 6.3mm



Title: <b>Overview</b>		
A4	Number: <b>TE0783 Default</b>	Rev. <b>01</b>
Date: <b>15.05.2018</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page1 of 31
Filename: <b>TE0783.SchDoc</b>		

1

2

3

4

1

2

3

4

A

A

U\_HSMC\_CONN\_J1  
HSMC\_CONN\_J1.SchDoc



U\_HSMC\_CONN\_J2  
HSMC\_CONN\_J2.SchDoc



U\_HSMC\_CONN\_J3  
HSMC\_CONN\_J3.SchDoc



B


B

C

C

D

D

			Title: <b>Connectors</b>		
			A4	Number: <b>TE0783 Default</b>	Rev. <b>01</b>
Date: <b>15.05.2018</b>		Copyright: <b>Trenz Electronic GmbH</b>		Page2 of 31	
Filename: <b>Connectors.SchDoc</b>					

1

2

3



4

1

2

3

4



Next signals has different functionality in TE0782 and TEBT0782.

TE0782  
J1\_TX20\_N  
J1\_TX20\_P  
J1\_TX21\_N  
J1\_TX21\_P

Next signals has different functionality in TE0782 and TEBT0782.

TE0782  
J1\_RX20\_N  
J1\_RX20\_P




Title: HSMC_Connector_J1		
A4	Number: TE0783 Default	Rev. 01
Date: 15.05.2018	Copyright: Trenz Electronic GmbH	Page3 of 31
Filename: HSMC_CONN_J1.SchDoc		

1

2

3

4



▲ Next signals has different functionality in TE0782 and TEBT0782.

S15328\_CLK1\_P  
S15328\_CLK1\_N



Title: HSMC_Connector_J3		
A4	Number: TE0783 Default	Rev. 01
Date: 15.05.2018	Copyright: Trenz Electronic GmbH	Page4 of 31
Filename: HSMC_CONN_J3.SchDoc		

A

B

C


D

A

B

C


D



Next signals has different functionality in TE0782 and TEBT0782.

TE0782


- PHY2\_MDI3\_N
- PHY2\_MDI3\_P
- PHY2\_MDI2\_N
- PHY2\_MDI2\_P
- PHY2\_MDI1\_N
- PHY2\_MDI1\_P
- PHY2\_MDI0\_N
- PHY2\_MDI0\_P



Next signals has different functionality in TE0782 and TEBT0782.


TE0782

- CPLD\_GPIO4
- CPLD\_GPIO5
- OTG2\_ID
- USB2\_VBUS
- USB2\_D\_N
- USB2\_D\_P
- VBUS2\_V\_EN



TE0782: External 3.3V

C3.3V: Normally leave unconnected



SDCARD

- DAT0
- DAT1
- DAT2
- DAT3
- CMD
- SCLK



Title: <b>HSMC_Connector_J2</b>		
A4	Number: <b>TE0783 Default</b>	Rev. <b>01</b>
Date: 15.05.2018	Copyright: Trenz Electronic GmbH	Page5 of 31
Filename: <b>HSMC_CONN_J2.SchDoc</b>		

1

2

3

4

A

A

U\_PS-DDR  
PS-DDR.SchDoc



U\_B9  
B9.SchDoc



U\_MIO-BANKS  
MIO-BANKS.SchDoc



U\_B10  
B10.SchDoc



U\_HP-BANKS  
HP-BANKS.SchDoc



U\_B11  
B11.SchDoc



B

B

U\_FPGA-MGT  
FPGA-MGT.SchDoc



U\_B12  
B12.SchDoc



U\_FPGA-CFG  
FPGA-CFG.SchDoc



U\_B13  
B13.SchDoc



C

C

U\_FPGA-PWR  
FPGA-PWR.SchDoc



D

D




Title: <b>SOC</b>		
A4	Number: <b>TE0783 Default</b>	Rev. <b>01</b>
Date: <b>15.05.2018</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>6</b> of <b>31</b>
Filename: <b>SOC.SchDoc</b>		

1


2

3




4



Placeholder 1 row 6 pin header



	Title: <b>FPGA Configuration</b>		
	A4	Nummer: <b>TE0783 Default</b>	Rev. <b>01</b>
	Datum: 15.05.2018	Zeichner: Trenz Electronic GmbH	Blatt 7 von 31
	Filename: <b>FPGA-CFG.SchDoc</b>		



Title: <b>FPGA DDR Banks</b>		
A4	Number: <b>TE0783 Default</b>	Rev. <b>01</b>
Date: <b>15.05.2018</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>8</b> of <b>31</b>
Filename: <b>PS-DDR.SchDoc</b>		



A

A

B

B

C

C

D

D

U1M

ClassName: MGT\_TX

D100

BANK109

MGT\_CLK2\_P AD10  
 MGT\_CLK2\_N AD9  
 MGT\_CLK3\_P AF10  
 MGT\_CLK3\_N AF9  
 MGT\_RX0\_P AH10  
 MGT\_RX0\_N AH9  
 MGT\_RX1\_P AJ8  
 MGT\_RX1\_N AJ7  
 MGT\_RX2\_P AG8  
 MGT\_RX2\_N AG7  
 MGT\_RX3\_P AE8  
 MGT\_RX3\_N AE7

MGTREFCLK0P\_109  
 MGTREFCLK0N\_109  
 MGTREFCLK1P\_109  
 MGTREFCLK1N\_109  
 MGTXRXP0\_109  
 MGTXRXP1\_109  
 MGTXRXP2\_109  
 MGTXRXP3\_109  
 MGTXRXP1\_109  
 MGTXRXP2\_109  
 MGTXRXP3\_109

MGTXTXP0\_109  
 MGTXTXP1\_109  
 MGTXTXP2\_109  
 MGTXTXP3\_109  
 MGTXTXN0\_109  
 MGTXTXN1\_109  
 MGTXTXN2\_109  
 MGTXTXN3\_109

AK10 MGT\_TX0\_P  
 AK9 MGT\_TX0\_N  
 AK6 MGT\_TX1\_P  
 AK5 MGT\_TX1\_N  
 AJ4 MGT\_TX2\_P  
 AJ3 MGT\_TX2\_N  
 AK2 MGT\_TX3\_P  
 AK1 MGT\_TX3\_N

BANK110

MGT\_CLK0\_P AA8  
 MGT\_CLK0\_N AA7  
 MGT\_CLK1\_N AC8  
 MGT\_CLK1\_P AC7

MGTREFCLK0P\_110  
 MGTREFCLK0N\_110  
 MGTREFCLK1P\_110  
 MGTREFCLK1N\_110  
 MGTXRXP0\_110  
 MGTXRXP1\_110  
 MGTXRXP2\_110  
 MGTXRXP3\_110  
 MGTXRXP1\_110  
 MGTXRXP2\_110  
 MGTXRXP3\_110

MGTXTXP0\_110  
 MGTXTXP1\_110  
 MGTXTXP2\_110  
 MGTXTXP3\_110  
 MGTXTXN0\_110  
 MGTXTXN1\_110  
 MGTXTXN2\_110  
 MGTXTXN3\_110

AH2 MGT\_TX4\_P  
 AH1 MGT\_TX4\_N  
 AF2 MGT\_TX5\_P  
 AF1 MGT\_TX5\_N  
 AE4 MGT\_TX6\_P  
 AE3 MGT\_TX6\_N  
 AD2 MGT\_TX7\_P  
 AD1 MGT\_TX7\_N

BANK111

MGT\_CLK4\_N U8  
 MGT\_CLK4\_P U7  
 MGT\_CLK5\_P W8  
 MGT\_CLK5\_N W7

MGTREFCLK0P\_111  
 MGTREFCLK0N\_111  
 MGTREFCLK1P\_111  
 MGTREFCLK1N\_111  
 MGTXRXP0\_111  
 MGTXRXP1\_111  
 MGTXRXP2\_111  
 MGTXRXP3\_111  
 MGTXRXP1\_111  
 MGTXRXP2\_111  
 MGTXRXP3\_111

MGTXTXP0\_111  
 MGTXTXP1\_111  
 MGTXTXP2\_111  
 MGTXTXP3\_111  
 MGTXTXN0\_111  
 MGTXTXN1\_111  
 MGTXTXN2\_111  
 MGTXTXN3\_111

AB2 MGT\_TX8\_P  
 AB1 MGT\_TX8\_N  
 Y2 MGT\_TX9\_P  
 Y1 MGT\_TX9\_N  
 W4 MGT\_TX10\_P  
 W3 MGT\_TX10\_N  
 V2 MGT\_TX11\_P  
 V1 MGT\_TX11\_N

BANK112






MGT\_CLK6\_P N8  
 MGT\_CLK6\_N N7  
 MGT\_CLK7\_P R8  
 MGT\_CLK7\_N R7

MGTREFCLK0P\_112  
 MGTREFCLK0N\_112  
 MGTREFCLK1P\_112  
 MGTREFCLK1N\_112  
 MGTXRXP0\_112  
 MGTXRXP1\_112  
 MGTXRXP2\_112  
 MGTXRXP3\_112  
 MGTXRXP1\_112  
 MGTXRXP2\_112  
 MGTXRXP3\_112



MGTXTXP0\_112  
 MGTXTXP1\_112  
 MGTXTXP2\_112  
 MGTXTXP3\_112  
 MGTXTXN0\_112  
 MGTXTXN1\_112  
 MGTXTXN2\_112  
 MGTXTXN3\_112

AB10 MGT\_TX12\_P  
 AB9 MGT\_TX12\_N  
 T2 MGT\_TX12\_P  
 T1 MGT\_TX12\_N  
 R4 MGT\_TX13\_P  
 R3 MGT\_TX13\_N  
 P2 MGT\_TX14\_P  
 P1 MGT\_TX14\_N  
 N4 MGT\_TX15\_P  
 N3 MGT\_TX15\_N


XC7Z045-2FFG9001





MGT\_CLK




Title: <b>FPGA MGT</b>		
A4	Number: <b>TE0783 Default</b>	Rev. <b>01</b>
Date: <b>15.05.2018</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>9</b> of <b>31</b>
Filename: <b>FPGA-MGT.SchDoc</b>		




Title: <b>FPGA MIO Banks</b>		
A4	Number: <b>TE0783 Default</b>	Rev. <b>01</b>
Date: 15.05.2018	Copyright: Trenz Electronic GmbH	Page 10 of 31
Filename: <b>MIO-BANKS.SchDoc</b>		





			Title: <b>FPGA B9</b>	
			A4	Number: <b>TE0783 Default</b>
Date: <b>15.05.2018</b>		Copyright: <b>Trenz Electronic GmbH</b>		Page <b>11</b> of <b>31</b>
Filename: <b>B9.SchDoc</b>				

TP4  
 ● VCCIO\_10  
 ○ Testpoint 0.8mm



Title: <b>FPGA B10</b>		
A4	Number: <b>TE0783 Default</b>	Rev. <b>01</b>
Date: <b>15.05.2018</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>12</b> of <b>31</b>
Filename: <b>B10.SchDoc</b>		



	Title: <b>FPGA B11</b>		
	A4	Number: <b>TE0783 Default</b>	Rev. <b>01</b>
	Date: <b>15.05.2018</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>13</b> of <b>31</b>
	Filename: <b>B11.SchDoc</b>		

A

A

B


B


C

C



D

D

TP1  
 VCCIO\_12  
 Testpoint 0.8mm



Title: <b>FPGA B12</b>		
A4	Number: <b>TE0783 Default</b>	Rev. <b>01</b>
Date: <b>15.05.2018</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>14</b> of <b>31</b>
Filename: <b>B12.SchDoc</b>		



Title: <b>FPGA B13</b>		
A4	Number: <b>TE0783 Default</b>	Rev. <b>01</b>
Date: <b>15.05.2018</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>15</b> of <b>31</b>
Filename: <b>B13.SchDoc</b>		

1

2

3

4

U\_B33  
B33.SchDoc



U\_B34  
B34.SchDoc



U\_B35  
B35.SchDoc



U\_DDR3-RAM-PL1  
DDR3-RAM-PL1.SchDoc



U\_DDR3-RAM-PL2  
DDR3-RAM-PL2.SchDoc



A

A

B

B

C

C

D

D



Title: <b>FPGA HP Banks</b>		
A4	Number: <b>TE0783 Default</b>	Rev. <b>01</b>
Date: <b>15.05.2018</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>16</b> of <b>31</b>
Filename: <b>HP-BANKS.SchDoc</b>		


1

2

3

4







XC7Z045-2FFG900I




Title: <b>FPGA B33</b>		
A4	Number: <b>TE0783 Default</b>	Rev. <b>01</b>
Date: <b>15.05.2018</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>17</b> of <b>31</b>
Filename: <b>B33.SchDoc</b>		



Check clock source. R74 100R changed to 100K





Title: <b>FPGA B34</b>		
A4	Number: <b>TE0783 Default</b>	Rev. <b>01</b>
Date: <b>15.05.2018</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>18</b> of <b>31</b>
Filename: <b>B34.SchDoc</b>		





	Title: <b>FPGA B35</b>		
	A4	Number: <b>TE0783 Default</b>	Rev. <b>01</b>
	Date: <b>15.05.2018</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>19</b> of <b>31</b>
	Filename: <b>B35.SchDoc</b>		

A


Capacitors suitable for XC7Z100





B



C




D



XC7Z045-2FFG9001

XC7Z045-2FFG9001

XC7Z045-2FFG9001



U10

XC7Z045-2FFG9001

U19

XC7Z045-2FFG9001



Title: ZYNQ POWER		
A4	Number: TE0783 Default	Rev. 01
Date: 15.05.2018	Copyright: Trenz Electronic GmbH	Page20 of 31
Filename: FPGA-PWR.SchDoc		

A

B

C










D

A

B

C

D



Title: <b>DDR3 RAM PS</b>		
A4	Number: <b>TE0783 Default</b>	Rev. <b>01</b>
Date: 15.05.2018	Copyright: Trenz Electronic GmbH	Page 21 of 31
Filename: <b>DDR3-RAM.SchDoc</b>		



A

A

B







B

C

C

D

D



Title: <b>DDR3 RAM PL</b>		
A4	Number: <b>TE0783 Default</b>	Rev. <b>01</b>
Date: 15.05.2018	Copyright: Trenz Electronic GmbH	Page23 of 31
Filename: <b>DDR3-RAM-PL1.SchDoc</b>		

A

B

C








D

A

B

C

D



Place directly at the clock pins

**trenz electronic**

Title: <b>DDR3 RAM PL</b>		
A4	Number: <b>TE0783 Default</b>	Rev. <b>01</b>
Date: <b>15.05.2018</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>24</b> of <b>31</b>
Filename: <b>DDR3-RAM-PL2.SchDoc</b>		



A

B

C





D

A







B

C


D





Title: CPLD		
A4	Number: TE0783 Default	Rev. 01
Date: 15.05.2018	Copyright: Trenz Electronic GmbH	Page 25 of 31
Filename: CPLD.SchDoc		




Title: eMMC		
A4	Number: TE0783 Default	Rev. 01
Date: 15.05.2018	Copyright: Trenz Electronic GmbH	Page 26 of 31
Filename: eMMC.SchDoc		






	Title: <b>USB-PHY</b>		
	A4	Number: <b>TE0783 Default</b>	Rev. <b>01</b>
	Date: <b>15.05.2018</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>27</b> of <b>31</b>
	Filename: <b>USB-PHY.SchDoc</b>		




Title: <b>ETH_PHY1</b>		
A4	Number: <b>TE0783</b> Default	Rev. <b>01</b>
Date: 15.05.2018	Copyright: Trenz Electronic GmbH	Page 28 of 31
Filename: <b>ETH1.SchDoc</b>		




			Title: <b>POWER</b>	
			A4	Number: <b>TE0783 Default</b>
Date: 15.05.2018		Copyright: Trenz Electronic GmbH		Page 29 of 31
Filename: <b>POWER.SchDoc</b>				



**CLK 666.67 and faster - VCCAUX\_IO 2.0V**



		Title: <b>POWER 2</b>	
		A4	Number: <b>TE0783 Default</b>
Date: 15.05.2018	Copyright: Trenz Electronic GmbH	Page 30 of 31	
Filename: <b>POWER2.SchDoc</b>			


1

2





3

4

### DDR3 PS



### DDR3 PL



Title: <b>POWER 2</b>		
A4	Number: <b>TE0783 Default</b>	Rev. <b>01</b>
Date: 15.05.2018	Copyright: Trenz Electronic GmbH	Page31 of 31
Filename: <b>POWER3.SchDoc</b>		

1

2

3

4