

U\_SOC  
SOC.SchDoc

U\_DDR3-RAM  
DDR3-RAM.SchDoc

U\_CPLD  
CPLD.SchDoc

U\_USB-PHY  
USB-PHY.SchDoc

U\_ETH1  
ETH1.SchDoc

U\_Clock  
Clock.SchDoc

U\_eMMC  
eMMC.SchDoc

U\_POWER2  
POWER2.SchDoc




U\_Connectors  
Connectors.SchDoc

U\_Rev\_changes  
Revision Changes.SchDoc


U\_POWER  
POWER.SchDoc

U\_POWER3  
POWER3.SchDoc

LOGO1  
TE Logo PRINT Layer  
LOGO PRINT



Serial  
Serialnumber 6,3 x 6.3mm



Assembly variant	A2133FA
Created by	MR
Modified by	MR
Modified at	2021-03-15
SVN Revision	8604



Title: Overview		
A4	Number: TE0783 A2133FA	Rev. 02
Date: 13.07.2018	Copyright: Trenz Electronic GmbH	Page1 of 32
Filename: TE0783.SchDoc		


1

2


3

4


U\_HSMC\_CONN\_J1  
HSMC\_CONN\_J1.SchDoc



U\_HSMC\_CONN\_J2  
HSMC\_CONN\_J2.SchDoc



U\_HSMC\_CONN\_J3  
HSMC\_CONN\_J3.SchDoc



A

A

B


B

C

C

D

D


			Title: <b>Connectors</b>		
			A4	Number: <b>TE0783</b> <b>A2133FA</b>	Rev. <b>02</b>
Date: <b>13.07.2018</b>		Copyright: <b>Trenz Electronic GmbH</b>		Page <b>2</b> of <b>32</b>	
Filename: <b>Connectors.SchDoc</b>					

1

2

3

4



Next signals has different functionality in TE0782 and TEBT0782.

TE0782

- J1\_TX20\_N
- J1\_TX20\_P
- J1\_TX21\_N
- J1\_TX21\_P

Next signals has different functionality in TE0782 and TEBT0782.

TE0782

- J1\_RX20\_N
- J1\_RX20\_P



Title: HSMC_Connector_J1		
A4	Number: TE0783 A2133FA	Rev. 02
Date: 13.07.2018	Copyright: Trenz Electronic GmbH	Page3 of 32
Filename: HSMC_CONN_J1.SchDoc		

1

2

3

4

A

A

B


B

C

C



D

D



CPLD JTAG !


Input



ASP-122952-01

Next signals has different functionality in TE0782 and TEBT0782.

S15328\_CLK1\_P  
S15328\_CLK1\_N



FPGA JTAG !

Input



Title: HSMC_Connector_J3		
A4	Number: TE0783 A2133FA	Rev. 02
Date: 13.07.2018	Copyright: Trenz Electronic GmbH	Page4 of 32
Filename: HSMC_CONN_J3.SchDoc		

1

2

3

4

A

A

B


B

C

C

D

D



Input

Input

Output

Output

Output

Input\*

Input

Output

Input

Input

Output

Output

Output

Input\*


Input

Output

Next signals has different functionality in TE0782 and TEBT0782.

TE0782


- PHY2\_MDI3\_N
- PHY2\_MDI3\_P
- PHY2\_MDI2\_N
- PHY2\_MDI2\_P
- PHY2\_MDI1\_N
- PHY2\_MDI1\_P
- PHY2\_MDI0\_N
- PHY2\_MDI0\_P



Next signals has different functionality in TE0782 and TEBT0782.

TE0782

- CPLD\_GPIO4
- CPLD\_GPIO5
- OTG2\_ID
- USB2\_VBUS
- USB2\_D\_N
- USB2\_D\_P
- VBUS2\_V\_EN



SDCARD

- DAT0
- DAT1
- DAT2
- DAT3
- CMD
- SCLK

\* - C3.3V: Normally leave unconnected



Title: HSMC_Connector_J2		
A4	Number: TE0783 A2133FA	Rev. 02
Date: 13.07.2018	Copyright: Trenz Electronic GmbH	Page5 of 32
Filename: HSMC_CONN_J2.SchDoc		

1

2

3

4

U\_PS-DDR  
PS-DDR.SchDoc



U\_B9  
B9.SchDoc



U\_MIO-BANKS  
MIO-BANKS.SchDoc



U\_B10  
B10.SchDoc



U\_HP-BANKS  
HP-BANKS.SchDoc



U\_B11  
B11.SchDoc



U\_FPGA-MGT  
FPGA-MGT.SchDoc



U\_B12  
B12.SchDoc



U\_FPGA-CFG  
FPGA-CFG.SchDoc



U\_B13  
B13.SchDoc



U\_FPGA-PWR  
FPGA-PWR.SchDoc



A

A

B


B

C

C

D

D



			Title: SOC		
			A4	Number: TE0783 A2133FA	Rev. 02
Date: 13.07.2018		Copyright: Trenz Electronic GmbH		Page6 of 32	
Filename: SOC.SchDoc					

1




2

3

4




	Title: <b>FPGA Configuration</b>		
	A4	Nummer: <b>TE0783 A2133FA</b>	Rev. <b>02</b>
	Datum: 13.07.2018	Zeichner: Trenz Electronic GmbH	Blatt 7 von 32
	Filename: <b>FPGA-CFG.SchDoc</b>		




Title: <b>FPGA DDR Banks</b>		
A4	Number: <b>TE0783 A2I33FA</b>	Rev. <b>02</b>
Date: <b>13.07.2018</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>8</b> of <b>32</b>
Filename: <b>PS-DDR.SchDoc</b>		





Title: <b>FPGA MGT</b>		
A4	Number: <b>TE0783 A2133FA</b>	Rev. <b>02</b>
Date: <b>13.07.2018</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>9</b> of <b>32</b>
Filename: <b>FPGA-MGT.SchDoc</b>		



**U1J**

**BANK500 & 501**


VCCO_MIO0_500	PS_MIO0_500	F24	OTG-RST33
VCCO_MIO0_500	PS_MIO1_500	D23	SPI_CS
VCCO_MIO0_500	PS_MIO2_500	F23	SPI_DQ0/MIO2
	PS_MIO3_500	C23	SPI_DQ1/MIO3
	PS_MIO4_500	E23	SPI_DQ2/MIO4
	PS_MIO5_500	C24	SPI_DQ3/MIO5
	PS_MIO6_500	D24	SPI_SCK/MIO6
	PS_MIO7_500	B24	ETHI_RESET33
	PS_MIO8_500	C21	MIO8
	PS_MIO9_500	A24	MIO9
	PS_MIO10_500	E22	MIO10 SCL
	PS_MIO11_500	A23	MIO11 SDA
	PS_MIO12_500	E21	MIO12
	PS_MIO13_500	F22	MIO13
	PS_MIO14_500	B22	MIO14
	PS_MIO15_500	C22	MIO15
		L19	ETHI_TXCK
		K21	ETHI_TXD0
		K20	ETHI_TXD1
		J20	ETHI_TXD2
		M20	ETHI_TXD3
		J19	ETHI_TXCTL
		L20	ETHI_RXCK
		J21	ETHI_RXD0
		M19	ETHI_RXD1
		G19	ETHI_RXD2
		M17	ETHI_RXD3
		G20	ETHI_RXCTL
		L17	OTG-DATA4
		H22	OTG-DIR
		L18	OTG-STP
		H21	OTG-NXT
		K17	OTG-DATA0
		C22	OTG-DATA1
		K18	OTG-DATA2
		G21	OTG-DATA3
		H17	OTG-CLK
		B21	OTG-DATA5
		A20	OTG-DATA6
		F18	OTG-DATA7
		B20	SDIO-CCLK
		J18	SDIO-CMD
		D20	SDIO-D0
		E18	SDIO-D1
		E20	SDIO-D2
		H18	SDIO-D3
		F20	MMC-D0
		A18	MMC-CMD
		C19	MMC-CCLK
		D18	MMC-D1
		A19	MMC-D2
		F19	MMC-D3
		D19	ETHI_MDC
		C18	ETHI_MDIO


XC7Z100-2FFG9001

B501  
 •ClassName: B501  
 •ClassName: PKG




Title: <b>FPGA MIO Banks</b>		
A4	Number: <b>TE0783 A2I33FA</b>	Rev. <b>02</b>
Date: <b>13.07.2018</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>10</b> of <b>32</b>
Filename: <b>MIO-BANKS.SchDoc</b>		



	Title: <b>FPGA B9</b>		
	A4	Number: <b>TE0783 A2133FA</b>	Rev. <b>02</b>
	Date: <b>13.07.2018</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>11</b> of <b>32</b>
	Filename: <b>B9.SchDoc</b>		

TP4  
 ●—○ VCCIO\_10  
 Testpoint 0.8mm



Title: <b>FPGA B10</b>		
A4	Number: <b>TE0783 A2133FA</b>	Rev. <b>02</b>
Date: <b>13.07.2018</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>12</b> of <b>32</b>
Filename: <b>B10.SchDoc</b>		

A

A

B


B


C

C

D

D



			Title: <b>FPGA B11</b>	
			A4	Number: <b>TE0783 A2133FA</b>
Date: <b>13.07.2018</b>		Copyright: <b>Trenz Electronic GmbH</b>		Page <b>13</b> of <b>32</b>
Filename: <b>B11.SchDoc</b>				

A

A

B


B


C

C



D


D

TP1  
 VCCIO\_12  
 Testpoint 0.8mm



Title: <b>FPGA B12</b>		
A4	Number: <b>TE0783 A2133FA</b>	Rev. <b>02</b>
Date: <b>13.07.2018</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>14</b> of <b>32</b>
Filename: <b>B12.SchDoc</b>		



			Title: <b>FPGA B13</b>	
			A4	Number: <b>TE0783 A2133FA</b>
Date: <b>13.07.2018</b>		Copyright: <b>Trenz Electronic GmbH</b>		Page <b>15</b> of <b>32</b>
Filename: <b>B13.SchDoc</b>				

1

2

3

4

U\_B33  
B33.SchDoc



U\_B34  
B34.SchDoc



U\_B35  
B35.SchDoc



U\_DDR3-RAM-PL1  
DDR3-RAM-PL1.SchDoc



U\_DDR3-RAM-PL2  
DDR3-RAM-PL2.SchDoc



A

A

B

B

C

C

D

D

1

2


3

4





Title: FPGA HP Banks		
A4	Number: TE0783 A2133FA	Rev. 02
Date: 13.07.2018	Copyright: Trenz Electronic GmbH	Page 16 of 32
Filename: HP-BANKS.SchDoc		







	Title: <b>FPGA B33</b>	
	A4	Number: <b>TE0783 A2I33FA</b>
	Date: <b>13.07.2018</b>	Copyright: <b>Trenz Electronic GmbH</b>
	Filename: <b>B33.SchDoc</b>	



Check clock source. R74 100R changed to 100K












Title: <b>FPGA B34</b>		
A4	Number: <b>TE0783 A2133FA</b>	Rev. <b>02</b>
Date: <b>13.07.2018</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>18</b> of <b>32</b>
Filename: <b>B34.SchDoc</b>		

Title: <b>FPGA B35</b>		
A4	Number: <b>TE0783 A2133FA</b>	Rev. <b>02</b>
Date: <b>13.07.2018</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>19</b> of <b>32</b>
Filename: <b>B35.SchDoc</b>		

Capacitors suitable for XC7Z100



Title: ZYNQ POWER		
A4	Number: TE0783 A2133FA	Rev. 02
Date: 13.07.2018	Copyright: Trenz Electronic GmbH	Page20 of 32
Filename: FPGA-PWR.SchDoc		

A

A

B










B

C


C

D


D




Title: <b>DDR3 RAM PS</b>		
A4	Number: <b>TE0783 A2133FA</b>	Rev. <b>02</b>
Date: <b>13.07.2018</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>21</b> of <b>32</b>
Filename: <b>DDR3-RAM.SchDoc</b>		



- ClassName: D100
- CLK2 P
  - CLK2 N
  - CLK3 P
  - CLK3 N
  - CLK0 P
  - CLK0 N
  - CLK1 P
  - CLK1 N
  - PLL CLK1 N
  - PLL CLK1 P
  - B9 CLK P
  - B9 CLK N



Title: Clock		
A4	Number: TE0783 A2133FA	Rev. 02
Date: 13.07.2018	Copyright: Trenz Electronic GmbH	Page 22 of 32
Filename: Clock.SchDoc		



Title: <b>DDR3 RAM PL</b>		
A4	Number: <b>TE0783 A2133FA</b>	Rev. <b>02</b>
Date: <b>13.07.2018</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>23</b> of <b>32</b>
Filename: <b>DDR3-RAM-PL1.SchDoc</b>		

1

2

3

4

A

A

B




B

C


C

D


D




IS43TR16256BL-125KBLLI





S40-15




IS43TR16256BL-125KBLLI






S40-15



IS43TR16256BL-125KBLLI



IS43TR16256BL-125KBLLI



Place directly at the clock pins



Title: <b>DDR3 RAM PL</b>		
A4	Number: <b>TE0783 A2133FA</b>	Rev. <b>02</b>
Date: <b>13.07.2018</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>24</b> of <b>32</b>
Filename: <b>DDR3-RAM-PL2.SchDoc</b>		

1

2

3

4



A

B

C





D

A







B

C



D





Title: CPLD			
A4	Number: TE0783 A2133FA	Rev. 02	
Date: 13.07.2018	Copyright: Trenz Electronic GmbH	Page 25 of 32	
Filename: CPLD.SchDoc			





Title: eMMC		
A4	Number: TE0783 A2133FA	Rev. 02
Date: 13.07.2018	Copyright: Trenz Electronic GmbH	Page26 of 32
Filename: eMMC.SchDoc		






	Title: <b>USB-PHY</b>		
	A4	Number: <b>TE0783 A2133FA</b>	Rev. <b>02</b>
	Date: <b>13.07.2018</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>27</b> of <b>32</b>
	Filename: <b>USB-PHY.SchDoc</b>		






B9





HIGH nDIR - nAn to nBn




Title: <b>ETH_PHY1</b>		
A4	Number: <b>TE0783 A2133FA</b>	Rev. <b>02</b>
Date: <b>13.07.2018</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>28</b> of <b>32</b>
Filename: <b>ETH1.SchDoc</b>		



R93: Do not mount when U34 mounted




Title: <b>POWER</b>		
A4	Number: <b>TE0783 A2133FA</b>	Rev. <b>02</b>
Date: <b>13.07.2018</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>29</b> of <b>32</b>
Filename: <b>POWER.SchDoc</b>		



- TP13 3.3V Testpoint 0.8mm
- TP14 1.8V Testpoint 0.8mm
- TP15 1.2V\_MGT Testpoint 0.8mm
- TP16 1V\_MGT Testpoint 0.8mm
- TP17 1.8V\_MGT Testpoint 0.8mm
- TP18 GND Testpoint 0.8mm
- TP7 VCCAUX\_IO Testpoint 0.8mm

CLK 666.67 and faster - VCCAUX\_IO 2.0V



			Title: <b>POWER 2</b>	
			A4	Number: <b>TE0783 A2133FA</b>
Date: 13.07.2018		Copyright: Trenz Electronic GmbH		Page30 of 32
Filename: <b>POWER2.SchDoc</b>				


1

2





3

4

### DDR3 PS



### DDR3 PL



Title: POWER 2		
A4	Number: TE0783 A2133FA	Rev. 02
Date: 13.07.2018	Copyright: Trenz Electronic GmbH	Page 31 of 32
Filename: POWER3.SchDoc		

1

2

3

4

1

2

3

4

REV. 02:

1) Changed power-up sequence: 3.3V next to 1.8V. MGT power domain next to 3.3V

A

A

B


B

C

C

D

D

	Title: <b>Revision Changes</b>		
	A4	Number: <b>TE0783 A2133FA</b>	Rev. <b>02</b>
	Date: <b>13.07.2018</b>	Copyright: <b>Trenz Electronic GmbH / TT</b>	Page <b>32</b> of <b>32</b>
	Filename: <b>Revision Changes.SchDoc</b>		

1

2

3

4