

Trenz Electronic GmbH info@trenz-electronic.de www.trenz-electronic.de

TE0300 XPS Reference Designs

Rev 1.00 as of 2009-06-22

Application Note

Introduction

The TE0300 comes with some reference designs built using Xilinx EDK version 10.1.03.

- DMA reference design;
- MPMC4 reference design;
- OPB reference design.

The instructions contained in this document can be applied to all reference designs. Besides standard IP cores, they contain three custom IP cores:

- xps_vfbc_dma_v1_00_a
- xps_fx2_v1_00_a
- xps_i2c_slave_v1_00_a

xps_vfbc_dma_v1_00_a is a high speed DMA (direct memory access) engine which connects to the MPMC (Multi-Port Memory Controller) VFBC (Video Frame Buffer Controller) port. It enables high speed data streaming to/from external memory (DDR SDRAM). It can be controlled by a processor using 6 x 32bit memory mapped registers attached to the PLB (peripheral local bus). For more information about registers, see the Xilinx MPMC Product Specification (mpmc.pdf), "Video Frame Buffer Controller PIM" section .

xps_fx2_v1_00_a is a core for high speed bidirectional communication between the FPGA and a host PC. It contains two 2 kB FIFOs for data buffering. For more information about the 5 x 32bit memory mapped registers see the #project_root#\pcores\xps_fx2_v1_00_a \doc. **xps_i2c_slave_v1_00_a** is a core for low speed bidirectional communication between the FPGA and a host PC. It is usually used for command, settings and status communication. It contains 6 x 32-bit memory mapped registers:

- 3 for PC -> FPGA communication (FX2MB regs)
- 3 for FPGA -> PC communication (MB2FX2 regs)

When the PC sends commands to the Microblaze (MB) soft embedded processor, an interrupt is triggered. When the MB writes data to MB2FX2_reg0, the interrupt (INT0) is sent to the Cypress EZ-USB FX2LP USB microcontroller. When the FX2 microcontroller receives an interrupt, it reads all MB2FX2 regs.

Building the project

Open the project by double-clicking on the *system.xmp* file. The Xilinx Platform Studio is opened. To compile the project press the "Download Bitstream to the FPGA" button.



The HW implementation usually takes some time. The FX2 microcontroller on the TE0300 module should contain valid firmware before proceeding. If the FX2 microcontroller has not been programmed before, please follow the instructions in the TE0300 User Manual.

If you are sure that the FX2 microcontroller connects properly, you can connect connector J2 on the TE0300 module to the JTAG cable. We recommend using the Xilinx Platform Cable USB. Then connect the TE0300 module to a USB cable.

If the HDL design was successfully implemented and downloaded to the TE0300, you can proceed to compile the MB software. Press the "build all user applications" button.



When both applications (*hw_test* and *demo*) are compiled, you can click on the "Start XMD" button to download the *hw_test* application and open a UART terminal.



Before running the *demo* application, open the *#project_root#\xmd.ini* file:

```
1.rst
2.dow sw/test_hw.elf
3.#dow sw/demo.elf
4.run
5.terminal -jtag_uart_server 4321
```

To run the demo application

- uncomment line 3 (remove "#")
- comment line 2 (add "#" as first character)
- save xmd.ini.
- type "exit" in XMD command window
- restart XMD by clicking again the "Start XMD" button in the XPS toolbar.

With this application, you can test the PC \leftrightarrow FPGA communication using a provided API.

If you want to input some characters to the XMD UART, then open some terminal emulators, such as Microsoft / Hilgraeve HyperTerminal (usually included in Windows START MENU / All programs / Acessories / Communications / Hyper Terminal). Connect using the following settings:

- No Host address
- Port Number: 4321
- TCP/IP connection type

🌯 socket - HyperTerm						_	
File Edit View Call Transfer Help							
0 🖻 🍘 🖉 📫	5 🖻						
	Connect Server of Host ac Port rua Connect	1 To socket stalls for the hord dress: wher: 4321 t using: TCP/	it that you wai	to calt Cancel	×]]		×
<							>
Disconnected	ANSIW 1	CP/IP	SCROLL	CAPS NUM	Capture	Print echo	

Note: To use the *demo* project without the XMD UART, you need to use "RS232" instead of "debug_module" as standard in/out port. Otherwise the application running on the Microblaze processor freezes if you disconnect the XMD. To accomplish that you need to set up the Microblaze "Software Platform Settings".



In the dialog window select "OS and libraries" in the left window and pick "RS232" as a stdout and stdin interface. Then rebuild the software and download again the project to the FPGA.



The UART is then redirected to external pins, which are defined in the *data/system.ucf* file:

Module RS232 constraints

Net fpga_0_RS232_RX_pin LOC=B13; Net fpga_0_RS232_RX_pin IOSTANDARD = LVCMOS33; Net fpga_0_RS232_RX_pin PULLUP; Net fpga_0_RS232_TX_pin LOC=B14; Net fpga_0_RS232_TX_pin IOSTANDARD = LVCMOS33;

The UART settings are:

- 115200 Baud
- 8 bits
- 1 stop bit
- No parity

Microblaze should work normally even though the RS232 interface is not connected.

Porting to different modules

The supplied reference designs were built for TE0300-01 which uses a 125MHz oscillator and a Spartan-3E XC3S1200E-4FG320 FPGA. Other module assembly versions are listed in Table 1.

To change the FPGA device

- open the project in Xilinx Platform Studio
- click on the "Project" tab

 under "Project Options" double click on "Device":

💠 Xilinx Platform Studio - E:/Projekti/Trenz/TE0300/Rev1/v4.1/TE0300B_01_DM	A_v1/syst	em.xmp
File Edit View Project Hardware Software Device Configuration Debug Simulation Window	v Help	
8 🔂 🕅 🖬 🕬 🖉 🔏 🔓 🎧 🖄 8 🖻 🕫 🖾 8 8 8 8 8 8 8 9 9 9 9 9 9 9 9 9 9 9 9	🍐 🛛 🗖	ura 📥 🛯
Project Information Area 🛛 🗙 🗙	329	BUS IN
Project Applications IP Catalog	330	BUS IN
Platform	331	BUS_IN
- Project Files	332	BUS_IN
MHS File: system.mhs	333	PORT C
MSS File: system.mss	334	PORT C
UCF File: data/system.ucf	335	FUD FND
 iMPACT Command File: etc/download.cmd 	337	END
 Implementation Options File: etc/fast_runtime.opt 	338	# BEGIN
- Bitgen Options File: etc/bitgen.ut	339	# PARAM
- Project Uptions	340	# PARAM
- Device, xc351600eig320-4	341	# PARAM
Implementation: XPS (Xolorer)	342	# PARAM
-HDL: VHDL	343	# PARAM
- Sim Model: BEHAVIORAL	344	# PARAM
Reference Files	345	# PARAE
Log Files	247	# PORT
Synthesis Report Files	348	# PORT
	349	# END
	350	# BEGIN
	351	# PARAM
	352	# PARAM
	353	# PORT
	354	# END
	355	
	<	
	System As	sembly View

Select a suitable FPGA device:



The example shows the case of a Spartan-3E xc3s1200e (or xc3s1600e)/fg320/-4.

For MPMC designs (MPMC4 and DMA design) you also need to replace the *system.ucf* (constraints file) which is located under #project_root#\data with:

- system.ucf.1200 for 1200 devices
- system.ucf.1600 for 1600 devices

The DDR constraints are different for different device sizes. Otherwise you get timing / routing errors.

To change oscillator frequency, we advice you to manually edit *system.mhs*. You can open it by double clicking on "MHS File" under "Project Files":

💠 Xilinx Platform Studio - E:/Projekti/Trenz/TE0300/Rev1/v4.1/TE0300B_01_DM	A_v1/syst	em.xmp
File Edit View Project Hardware Software Device Configuration Debug Simulation Window	Help	
8 📅 💏 🖬 🕬 🖉 🔏 🚡 🚡 🗛 8 🗷 🕫 🖬 😣 8 🖬 🖗 8 🗋 🏓 层	🍐 i 🗷	una 📥 🛯
Project Information Area 🛛 🗙	329	BUS IN
Project Applications IP Catalog	330	BUS IN
Platform	331	BUS IN
- Project Files	332	BUS_IN
- MHS File: system mhs	333	PORT C
	334	PORT C
- UCF File: data/system.ucf	335	PORT I
iMPACT Command File: etc/download.cmd	336	END
Implementation Options File: etc/fast_runtime.opt	337	# PRCTN
Bitgen Options File: etc/bitgen.ut	220	# DADAN
Project Options	340	# PAPAN
Device: xc3s1600efg320-4	341	# PARAN
Netlist: TopLevel	342	# PARAN
Implementation: XPS (Xplorer)	343	# PARAM
-HUL: VHUL	344	# PARAM
Beference Files	345	# PARAM
	346	# PORT
Sunthasis Banot Files	347	# PORT
	348	# PORT
	349	# END
	350	# BEGIN
	351	# PARAM
	352	# PARAM
	353	# PORT
	354	# END
	135	
	<	
	System As	sembly View

Edit the input clock freq in Hz (100000000 or 125000000):

```
PORT sys_clk_pin = dcm_clk_s, DIR =
I, SIGIS = DCMCLK, CLK_FREQ =
125000000
```

Adjust clock generator frequencies by replacing all "125" occurrences by 100 and all "500" occurrences by 625 or the other way around:

```
BEGIN clock_generator
PARAMETER INSTANCE = clock_gener-
ator_0
PARAMETER HW_VER = 2.01.a
PARAMETER C_EXT_RESET_HIGH = 1
PARAMETER C_CLKIN_FREQ = 12500000
PARAMETER C_CLKOUT0_FREQ =
6250000
PARAMETER C_CLKOUT0_PHASE = 0
PARAMETER C_CLKOUT0_GROUP = NONE
```

```
PARAMETER C_CLKOUT1_FREQ =
125000000
PARAMETER C_CLKOUT1_PHASE = 0
PARAMETER C_CLKOUT1_GROUP = NONE
PARAMETER C_CLKOUT2_FREQ =
125000000
PARAMETER C_CLKOUT2_PHASE = 90
PARAMETER C_CLKOUT2_GROUP = NONE
PARAMETER C_CLKIN_BUF = FALSE
PARAMETER C_CLKOUT0_BUF = TRUE
PARAMETER C_CLKOUT1_BUF = TRUE
PARAMETER C_CLKOUT2_BUF = TRUE
PORT CLKOUT0 = sys_clk_s
PORT CLKOUT1 =
DDR_SDRAM_mpmc_clk_s
PORT CLKOUT2 =
DDR_SDRAM_mpmc_clk_90_s
PORT CLKIN = dcm_clk_s
PORT LOCKED =
clock_generator_locked
PORT RST = net_gnd
END
```

Adjust memory controller parameters to appropriate values:

```
BEGIN mpmc
PARAMETER INSTANCE = DDR_SDRAM
PARAMETER HW_VER = 4.03.a
PARAMETER C_NUM_PORTS = 3
PARAMETER C_PIM0_BASETYPE = 1
PARAMETER C PIM1 BASETYPE = 1
PARAMETER C_MEM_PARTNO = HY-
B25D512160BF-6 (or MT46V32M16-6)
PARAMETER C_MEM_DATA_WIDTH = 16
PARAMETER C_MEM_TYPE = DDR
PARAMETER C_XCL0_WRITEXFER = 0
PARAMETER C_PIM2_BASETYPE = 6
PARAMETER C_MPMC_CLK0_PERIOD_PS =
8000 (or 10000)
PARAMETER C_MPMC_BASEADDR =
0x1C000000
PARAMETER C_MPMC_HIGHADDR =
0x1FFFFFFF
PARAMETER C_PIM2_DATA_WIDTH = 32
```

Adjust also UARTLITE system clock frequency (if you need UART on external pins of course):

```
BEGIN xps_uartlite
PARAMETER INSTANCE = RS232
PARAMETER HW_VER = 1.00.a
PARAMETER C_SPLB_CLK_FREQ_HZ =
62500000
PARAMETER C_BAUDRATE = 115200
PARAMETER C_ODD_PARITY = 0
PARAMETER C_USE_PARITY = 0
PARAMETER C_BASEADDR = 0x84000000
PARAMETER C_HIGHADDR = 0x8400ffff
BUS_INTERFACE SPLB = mb_plb
PORT RX = fpga_0_RS232_RX
PORT TX = fpga_0_RS232_TX
PORT Interrupt = RS232_Interrupt
END
```

That is all. Then download the bitstream file to the FPGA:



Revision History

Rev	Date	Who	Description
1.0	2009-06-22	FDR	created

module version	kilo gates	env.	clock [MHZ]	memory (DDR SDRAM)
TE0300-01	1200	Com	125	Qimonda HYB25DC512160CF-6
TE0300-01M	1200	Com	125	Micron MT46V32M16BN-6:F
TE0300-01B	1600	Com	125	Qimonda HYB25DC512160CF-6
TE0300-01BM	1600	Com	125	Micron MT46V32M16BN-6:F
TE0300-01BLP	1600	Com	100	Qimonda HYB25DC512160CF-6
TE0300-01BMLP	1600	Com	100	Micron MT46V32M16BN-6:F
TE0300-01I	1200	Ind	125	Micron MT46V32M16BN-6 IT:F
TE0300-01IBM	1600	Ind	125	Micron MT46V32M16BN-6 IT:F

Table 1: TE0300 assembly versions.

"Com" is "commercial grade" and "Ind" is "industrial grade"; 100 or 125 MHz are oscillator frequencies. MT46V32M16BN-6 IT:F is a Micron Technologies industrial DDR SDRAM memory, while the others are commercial ones.