





Special notes:

- U_Power
Power.SchDoc
- U_FPGA_PWR
FPGA_PWR.SchDoc
- U_DDR3_RAM
DDR3_RAM.SchDoc
- U_FPGA_CFG_CLK
FPGA_CFG_CLK.SchDoc
- U_FPGA_B3
FPGA_B3.SchDoc
- U_FPGA_DDR3
FPGA_DDR3.SchDoc
- U_FPGA_B2
FPGA_B2.SchDoc
- U_FPGA_B0
FPGA_B0.SchDoc
- U_USB
USB.SchDoc
- U_B2B_Connectors
B2B_Connectors.SchDoc



Serial
Serial
Serialnumber 6,3 x 6,3mm

~~S/N1
Serialnumber~~






LOGO1
TE Logo PRINT Layer
LOGO PRINT




Assembly variant	52C12-A
Created by	VT
Modified by	VT
Modified at	2022-03-29
SVN Revision	12818

Title: TE0630		
A4	Number: TE0630 52C12-A	Rev. 02
Date: 2018-11-28	Copyright: Trenz Electronic GmbH	Page1 of 12
Filename: TE0630.SchDoc		







Title: TE0630 - B2B_Connectors		
A4	Number: TE0630 52C12-A	Rev. 02
Date: 2018-11-28	Copyright: Trenz Electronic GmbH	Page2 of 12
Filename: B2B_Connectors.SchDoc		





- 24MHZ1 TP22 ● Testpoint 0.8mm
- 24MHZ2 TP23 ● Testpoint 0.8mm
- SYSCLK TP24 ● Testpoint 0.8mm
- PROG TP29 ● Testpoint 0.8mm



		Title: TE0630 - FPGA_CFG_CLK	
		A4	Number: TE0630 52C12-A
Date: 2018-11-28		Copyright: Trenz Electronic GmbH	
Filename: FPGA_CFG_CLK.SchDoc		Page 3 of 12	

VCCCI00




HSWAP = high --> No configuration pullups

U6A


BANK0

XC6SLX45-2CSG484C

IO_L34P_GCLK19_0	B10	VO_CLK_01_P
IO_L34N_GCLK18_0	A10	VO_CLK_01_N
IO_L35P_GCLK17_0	C11	VO_CLK_02_P
IO_L35N_GCLK16_0	A11	VO_CLK_02_N
IO_L36P_GCLK15_0	B12	VO_CLK_03_P
IO_L36N_GCLK14_0	A12	VO_CLK_03_N
IO_L37P_GCLK13_0	D11	VO_CLK_04_P
IO_L37N_GCLK12_0	C12	VO_CLK_04_N
IO_L38P_0	F10	VO_IO_07_P
IO_L38N_VREF_0	F10	VO_IO_07_N
IO_L46P_0	D15	VO_IO_09_P
IO_L46N_0	C14	VO_IO_09_N
IO_L47P_0/NC	D13	
IO_L47N_0/NC	D12	
IO_L48P_0	C13	VO_IO_05_P
IO_L48N_0	A13	VO_IO_05_N
IO_L49P_0/NC	F12	
IO_L49N_0/NC	F12	
IO_L50P_0	B14	VO_IO_08_P
IO_L50N_0	A14	VO_IO_08_N
IO_L51P_0/NC	H11	
IO_L51N_0/NC	G11	
IO_L62P_0	C15	VO_IO_15_P
IO_L62N_VREF_0	A15	VO_IO_15_N
IO_L63P_SCP7_0	B16	VO_IO_16_P
IO_L63N_SCP6_0	A16	VO_IO_16_N
IO_L64P_SCP5_0	C17	VO_IO_17_P
IO_L64N_SCP4_0	A17	VO_IO_17_N
IO_L65P_SCP3_0	D17	VO_IO_10_P
IO_L65N_SCP2_0	C16	VO_IO_10_N
IO_L66P_SCP1_0	B18	VO_IO_18_P
IO_L66N_SCP0_0	A18	VO_IO_18_N





Title: TE0630 - FPGA_B0		
A4	Number: TE0630 52C12-A	Rev. 02
Date: 2018-11-28	Copyright: Trenz Electronic GmbH	Page 4 of 12
Filename: FPGA_B0.SchDoc		




S60-15 R_Ram

Title: **TE0630 - FPGA_B1_DDR3**


A4	Number: TE0630 52C12-A	Rev. 02
Date: 2018-11-28	Copyright: Trenz Electronic GmbH	
Filename: FPGA_DDR3.SchDoc	Page 5 of 12	



S50-33 SPI_FLASH






- CSO_B TP16 ● Testpoint 0.8mm
- CCLK TP17 ● Testpoint 0.8mm
- MOSI TP18 ● Testpoint 0.8mm
- MISO3 TP19 ● Testpoint 0.8mm
- MISO2 TP20 ● Testpoint 0.8mm
- MISO TP21 ● Testpoint 0.8mm




Put cclk termination close to the input pin









Title: TE0630 - FPGA_B2		
A4	Number: TE0630 52C12-A	Rev. 02
Date: 2018-11-28	Copyright: Trenz Electronic GmbH	Page6 of 12
Filename: FPGA_B2.SchDoc		




Title: TE0630 - FPGA_B3		
A4	Number: TE0630 52C12-A	Rev. 02
Date: 2018-11-28	Copyright: Trenz Electronic GmbH	Page7 of 12
Filename: FPGA_B3.SchDoc		




Title: TE0630 - FPGA_PWR		
A4	Number: TE0630 52C12-A	Rev. 02
Date: 2018-11-28	Copyright: Trenz Electronic GmbH	Page8 of 12
Filename: FPGA_PWR.SchDoc		




Title: TE0630 - DDR3_RAM		
A4	Number: TE0630 52C12-A	Rev. 02
Date: 2018-11-28	Copyright: Trenz Electronic GmbH	Page9 of 12
Filename: DDR3_RAM.SchDoc		




ClassName: PHY_All



Title: TE0630 - USB		
A4	Number: TE0630 52C12-A	Rev. 02
Date: 2018-11-28	Copyright: Trenz Electronic GmbH	Page 10 of 12
Filename: USB.SchDoc		



			Title: TE0630 - POWER	
A4	Number: TE0630 52C12-A		Rev. 02	
Date:	2018-11-28	Copyright:	Trenz Electronic GmbH	
Page	11	of	12	
Filename:	Power.SchDoc			

1

2

3

4

A

A

CHANGES REV01 to REV02

- 1) Replaced U8 by EN6338QI
- 2) Rerouted nets around U8, results in new track length for:
 Signal V3_IO_06 15.2475 mm (was 15.0047mm)
 Signal V3_IO_07 16.0151 mm (was 15.0452 mm)
- 3) Replaced U5 by EN 6338QI
- 4) PS_EN now via OR gate
- 5) Replaced obsolete Diodes D1, D2 D4, by BAT54A
- 6) Fixed Footprint of U10 according to datasheet
- 7) Update from LIB
- 8) Rearranged Testpoints
- 9) Added Traceability Pad
- 10) Replaced S5 by smaller PB AN26337
- 11) Hardware revision coding updated to Rev02

CHANGES REV02

- 2020-03-30
- 1) Flash change (U14)

B

B

C

C

D


D

1

2

3

4

	Title: TE0630 - Changes list		
	A4	Number: TE0630 52C12-A	Rev. 02
	Date: 2018-11-28	Copyright: Trenz Electronic GmbH	Page 12 of 12
	Filename: Revision_Changes.SchDoc		