








- U_Power
Power.SchDoc
- U_FPGA_PWR
FPGA_PWR.SchDoc
- U_DDR3_RAM
DDR3_RAM.SchDoc
- U_FPGA_CFG_CLK
FPGA_CFG_CLK.SchDoc
- U_FPGA_B3
FPGA_B3.SchDoc
- U_FPGA_DDR3
FPGA_DDR3.SchDoc
- U_FPGA_B2
FPGA_B2.SchDoc
- U_FPGA_B0
FPGA_B0.SchDoc
- U_USB
USB.SchDoc
- U_B2B_Connectors
B2B_Connectors.SchDoc






Assembly variant	IV
Created by	na
Modified by	MR
Modified at	2020-03-30
SVN Revision	9220


Title: TE0630		
A4	Number: TE0630 IV	Rev. 02
Date: 2018-11-28	Copyright: Trenz Electronic GmbH	Page1 of 12
Filename: TE0630.SchDoc		






Title: TE0630 - B2B_Connectors		
A4	Number: TE0630 IV	Rev. 02
Date: 2018-11-28	Copyright: Trenz Electronic GmbH	Page2 of 12
Filename: B2B_Connectors.SchDoc		




- 24MHZ1 TP22 ● Testpoint 0.8mm
- 24MHZ2 TP23 ● Testpoint 0.8mm
- SYSCLK TP24 ● Testpoint 0.8mm
- PROG TP29 ● Testpoint 0.8mm



	Title: TE0630 - FPGA_CFG_CLK	
	A4	Number: TE0630 IV
	Date: 2018-11-28	Copyright: Trenz Electronic GmbH
	Filename: FPGA_CFG_CLK.SchDoc	
	Rev. 02	Page 3 of 12



- CSO_B TP16 ● Testpoint 0.8mm
- CCLK TP17 ● Testpoint 0.8mm
- MOSI TP18 ● Testpoint 0.8mm
- MISO3 TP19 ● Testpoint 0.8mm
- MISO2 TP20 ● Testpoint 0.8mm
- MISO TP21 ● Testpoint 0.8mm



Title: TE0630 - FPGA_B2			
A4	Number: TE0630 IV	Rev. 02	
Date: 2018-11-28	Copyright: Trenz Electronic GmbH	Page 6 of 12	
Filename: FPGA_B2.SchDoc			

A

A

B



B

C


C


D







D




Title: TE0630 - FPGA_B3		
A4	Number: TE0630 IV	Rev. 02
Date: 2018-11-28	Copyright: Trenz Electronic GmbH	Page 7 of 12
Filename: FPGA_B3.SchDoc		



		Title: TE0630 - FPGA_PWR	
		A4	Number: TE0630 IV
Date: 2018-11-28		Copyright: Trenz Electronic GmbH	
Page 8		of 12	
Filename: FPGA_PWR.SchDoc			




Title: TE0630 - DDR3_RAM		
A4	Number: TE0630 IV	Rev. 02
Date: 2018-11-28	Copyright: Trenz Electronic GmbH	Page 9 of 12
Filename: DDR3_RAM.SchDoc		




ClassName: PHY_All



Title: TE0630 - USB		
A4	Number: TE0630 IV	Rev. 02
Date: 2018-11-28	Copyright: Trenz Electronic GmbH	Page 10 of 12
Filename: USB.SchDoc		



			Title: TE0630 - POWER	
			A4	Number: TE0630 IV
Date: 2018-11-28		Copyright: Trenz Electronic GmbH		Page 11 of 12
Filename: Power.SchDoc				

1

2

3

4

A

A

CHANGES REV01 to REV02

- 1) Replaced U8 by EN6338QI
- 2) Rerouted nets around U8, results in new track length for:
 Signal V3_IO_06 15.2475 mm (was 15.0047mm)
 Signal V3_IO_07 16.0151 mm (was 15.0452 mm)
- 3) Replaced U5 by EN 6338QI
- 4) PS_EN now via OR gate
- 5) Replaced obsolete Diodes D1, D2 D4, by BAT54A
- 6) Fixed Footprint of U10 according to datasheet
- 7) Update from LIB
- 8) Rearranged Testpoints
- 9) Added Traceability Pad
- 10) Replaced S5 by smaller PB AN26337
- 11) Hardware revision coding updated to Rev02

CHANGES REV02

- 2020-03-30
- 1) Flash change (U14)

B

B

C

C

D


D

1

2

3

4

	Title: TE0630 - Changes list		
	A4	Number: TE0630 IV	Rev. 02
	Date: 2018-11-28	Copyright: Trenz Electronic GmbH	Page 12 of 12
	Filename: Revision_Changes.SchDoc		