


Regarding the usage of our schematics and alike documentation for Trenz module TE0630.

Project is protected under copyright and we strongly and strictly prohibit the reverse engineering or recreation, even if the design is just adapted or modified. TE0630 is protected under such right and in case of plagiarism we will have to do anything necessary in order to protect our assets.

Schematics and other handouts serve for informational purposes only!



	Title: <b>TE0630 - Legal Notices Modules</b>		
	A4	Number: <b>TE0630 52122-A</b>	Rev. <b>03</b>
	Date: <b>19-Sep-23</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>1</b> of <b>13</b>
	Filename: <b>Legal_Notices.SchDoc</b>		

REV	Description	
-01	Initial revision	
-02	<ul style="list-style-type: none"> <li>1) Replaced U8 by EN6338QI</li> <li>2) Rerouted nets around U8, results in new track length for: Signal V3_IO_06 15.2475 mm (was 15.0047mm) Signal V3_IO_07 16.0151 mm (was 15.0452 mm)</li> <li>3) Replaced U5 by EN 6338QI</li> <li>4) PS_EN now via OR gate</li> <li>5) Replaced obsolete Diodes D1, D2 D4, by BAT54A</li> <li>6) Fixed Footprint of U10 according to datasheet</li> <li>7) Update from LIB</li> <li>8) Rearranged Testpoints</li> <li>9) Added Traceability Pad</li> <li>10) Replaced S5 by smaller PB AN26337</li> <li>11) Hardware revision coding updated to Rev02</li> <li>12) Flash change (U14) 2020-03-30</li> </ul>	
-03	<ul style="list-style-type: none"> <li>1) All sch and pcb components were updated</li> <li>2) <a href="#">R46</a> was changed to 330 Ohm</li> <li>3) "TE0630.SchDoc" page was updated: System Overview was redesigned, Power Up Sequence was added, S/N1 Serialnumber was removed</li> <li>4) <a href="#">U7</a> was changed from EN6347QI to MPM3860GQW-Z</li> <li>5) <a href="#">U8</a> and <a href="#">U5</a> were changed from EN6338QI to MPM3834CGPA</li> <li>6) Added pullups <a href="#">R84</a> and <a href="#">R85</a> for ST pin of <a href="#">U10</a> and <a href="#">U11</a> on page "FPGA_CFG_CLK.SchDoc"</li> <li>7) TE logo was changed to UKCA Logo on page "TE0630.SchDoc"</li> <li>8) "B2B_Connectors.SchDoc" page was updated: service information about IOs pins was added, colored signal groups were added</li> <li>9) BR0 net was pulled to 1.5V on page "FPGA_DDR3.SchDoc"</li> <li>10) U12 was changed from NT5CC64M16GP-DII to IS43TR16256BL-125KBLI</li> <li>11) Assembly option. Pull down resistor <a href="#">R70</a> was added on page "FPGA_B0.SchDoc"</li> <li>12) Assembly Variants table was changed on page "FPGA_DDR3.SchDoc": obsolete variants were deleted, new assembly variants were added</li> <li>13) "Legal_Notices.SchDoc" page was added</li> <li>14) Parameters of some capacitors were changed: <a href="#">C77</a> , <a href="#">C80</a> : 6.3V -&gt; 10V</li> <li>15) Fiducials PM1-PM6 were updated and moved for same positions on top and bottom layers</li> <li>16) Removed testpoints TP2,TP3,TP7,TP10,TP13,TP14,TP15,TP17, TP19,TP20,TP21, TP27,TP28,TP30,TP31,TP32</li> <li>17) Added testpoints <a href="#">TP27</a> and <a href="#">TP28</a> on page "USB.SchDoc"</li> <li>18) Some net classes names were deleted: "MatchLendht150Mil", "MatchLendht300Mil", "Clear_10mil", "S50-33"</li> <li>19) Net class "3Bank2Half" was renamed to "Bank3"</li> </ul>	MT





Title: TE0630 - Changes list		
A4	Number: TE0630 52122-A	Rev. 03
Date: 19-Sep-23	Copyright: Trenz Electronic GmbH	Page 2 of 13
Filename: Revision_Changes.SchDoc		

- U\_Power  
Power.SchDoc
- U\_FPGA\_PWR  
FPGA\_PWR.SchDoc
- UKCA  
UKCA Logo on Top Overlay  
UKCA-TOOVERLAY
- Serial  
Serialnumber 6,3 x 6.3mm



Special notes:






BR0	BR1	BR2	BR3	See BR nets on page "FPGA_DDR3.SchDoc"
0	0	0	0	-00 Initial revision
1	0	0	0	-01
0	1	0	0	-02
1	1	0	0	-03

Assembly variant	52122-A
Created by	MT
Modified by	MT
Modified at	2023-06-22

Title: <b>TE0630</b>		
A4	Number: <b>TE0630</b> <b>52122-A</b>	Rev. <b>03</b>
Date: 19-Sep-23	Copyright: Trenz Electronic GmbH	Page 3 of 13
Filename: <b>TE0630.SchDoc</b>		

B2 38 IOs 3.3V, 18 LVDS Pairs  
B3 16 IOs 3.3V




B0 45 IOs VCCIO0, 22 LVDS Pairs  
B3 11 IOs 3.3V




- VCCIO0 1.1..3.45V
- VCCIO2 3.3V
- VCCIO3 3.3V
- VCCAUX 2.5V
- Group 1 0..VCCIO0
- Group 2 0..VCCIO2
- Group 3 0..VCCIO3
- Group 4 0..VCCAUX
- PWR in
- PWR out






Title: TE0630 - B2B_Connectors		
A4	Number: TE0630 52I22-A	Rev. 03
Date: 19-Sep-23	Copyright: Trenz Electronic GmbH	Page 4 of 13
Filename: B2B_Connectors.SchDoc		



- 24MHZ1 TP22 Testpoint 0.8mm
- 24MHZ2 TP23 Testpoint 0.8mm
- SYSCLK TP24 Testpoint 0.8mm
- PROG TP29 Testpoint 0.8mm




	Title: TE0630 - FPGA_CFG_CLK		
	A4	Number: TE0630 52122-A	Rev. 03
	Date: 19-Sep-23	Copyright: Trenz Electronic GmbH	Page 5 of 13
	Filename: FPGA_CFG_CLK.SchDoc		




HSWAP = high --> No configuration pullups






HSWAP = high: R49 populated, R70 DNP  
 HSWAP = low: R49 DNP, R70 populated



Title: TE0630 - FPGA_B0		
A4	Number: TE0630 52122-A	Rev. 03
Date: 19-Sep-23	Copyright: Trenz Electronic GmbH	Page 6 of 13
Filename: FPGA_B0.SchDoc		



Title: <b>TE0630 - FPGA_B1_DDR3</b>		
A4	Number: <b>TE0630 52I22-A</b>	Rev. <b>03</b>
Date: <b>15-Nov-23</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>7</b> of <b>13</b>
Filename: <b>FPGA_DDR3.SchDoc</b>		



CSO\_B TP16 Testpoint 0.8mm  
MOSI TP18 Testpoint 0.8mm



Title: TE0630 - FPGA_B2		
A4	Number: TE0630 52I22-A	Rev. 03
Date: 19-Sep-23	Copyright: Trenz Electronic GmbH	Page 8 of 13
Filename: FPGA_B2.SchDoc		



A

A

B


B

C




C

D

D





XC6SLX45-2CSG4841



**trenz electronic**

Title: TE0630 - FPGA_B3		
A4	Number: TE0630 52I22-A	Rev. 03
Date: 19-Sep-23	Copyright: Trenz Electronic GmbH	Page 9 of 13
Filename: FPGA_B3.SchDoc		



		Title: TE0630 - FPGA_PWR	
		A4	Number: TE0630 52I22-A
Date: 19-Sep-23		Copyright: Trenz Electronic GmbH	
Filename: FPGA_PWR.SchDoc		Page 10 of 13	

A

B

C




D

A


B

C

D




Title: <b>TE0630 - DDR3_RAM</b>		
A4	Number: <b>TE0630 52I22-A</b>	Rev. <b>03</b>
Date: <b>19-Sep-23</b>	Copyright: Trenz Electronic GmbH	
Page 11 of 13		
Filename: <b>DDR3_RAM.SchDoc</b>		





ClassName: PHY\_All







Title: TE0630 - USB		
A4	Number: TE0630 52122-A	Rev. 03
Date: 06-Nov-23	Copyright: Trenz Electronic GmbH	Page 12 of 13
Filename: USB.SchDoc		



REV3



REV3



	Title: <b>TE0630 - POWER</b>		
	A4	Number: <b>TE0630 52122-A</b>	Rev. <b>03</b>
	Date: <b>19-Sep-23</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>13</b> of <b>13</b>
	Filename: <b>Power.SchDoc</b>		