


Regarding the usage of our schematics and alike documentation for Trenz module TE0630.

Project is protected under copyright and we strongly and strictly prohibit the reverse engineering or recreation, even if the design is just adapted or modified. TE0630 is protected under such right and in case of plagiarism we will have to do anything necessary in order to protect our assets.

Schematics and other handouts serve for informational purposes only!



	Title: TE0630 - Legal Notices Modules		
	A4	Number: TE0630 63112-A	Rev. 03
	Date: 19-Sep-23	Copyright: Trenz Electronic GmbH	Page 1 of 13
	Filename: Legal_Notices.SchDoc		

REV	Description	
-01	Initial revision	
-02	<p>1) Replaced U8 by EN6338QI</p> <p>2) Rerouted nets around U8, results in new track length for: Signal V3_IO_06 15.2475 mm (was 15.0047mm) Signal V3_IO_07 16.0151 mm (was 15.0452 mm)</p> <p>3) Replaced U5 by EN 6338QI</p> <p>4) PS_EN now via OR gate</p> <p>5) Replaced obsolete Diodes D1, D2 D4, by BAT54A</p> <p>6) Fixed Footprint of U10 according to datasheet</p> <p>7) Update from LIB</p> <p>8) Rearranged Testpoints</p> <p>9) Added Traceability Pad</p> <p>10) Replaced S5 by smaller PB AN26337</p> <p>11) Hardware revision coding updated to Rev02</p> <p>12) Flash change (U14) 2020-03-30</p>	
-03	<p>1) All sch and pcb components were updated</p> <p>2) R46 was changed to 330 Ohm</p> <p>3) "TE0630.SchDoc" page was updated: System Overview was redesigned, Power Up Sequence was added, S/N1 Serialnumber was removed</p> <p>4) U7 was changed from EN6347QI to MPM3860GQW-Z</p> <p>5) U8 and U5 were changed from EN6338QI to MPM3834CGPA</p> <p>6) Added pullups R84 and R85 for ST pin of U10 and U11 on page "FPGA_CFG_CLK.SchDoc"</p> <p>7) TE logo was changed to UKCA Logo on page "TE0630.SchDoc"</p> <p>8) "B2B_Connectors.SchDoc" page was updated: service information about IOs pins was added, colored signal groups were added</p> <p>9) BR0 net was pulled to 1.5V on page "FPGA_DDR3.SchDoc"</p> <p>10) U12 was changed from NT5CC64M16GP-DII to IS43TR16256BL-125KBLI</p> <p>11) Assembly option. Pull down resistor R70 was added on page "FPGA_B0.SchDoc"</p> <p>12) Assembly Variants table was changed on page "FPGA_DDR3.SchDoc": obsolete variants were deleted, new assembly variants were added</p> <p>13) "Legal_Notices.SchDoc" page was added</p> <p>14) Parameters of some capacitors were changed: C77 , C80 : 6.3V -> 10V</p> <p>15) Fiducials PM1-PM6 were updated and moved for same positions on top and bottom layers</p> <p>16) Removed testpoints TP2,TP3,TP7,TP10,TP13,TP14,TP15,TP17, TP19,TP20,TP21, TP27,TP28,TP30,TP31,TP32</p> <p>17) Added testpoints TP27 and TP28 on page "USB.SchDoc"</p> <p>18) Some net classes names were deleted: "MatchLendht150Mil", "MatchLendht300Mil", "Clear_10mil", "S50-33"</p> <p>19) Net class "3Bank2Half" was renamed to "Bank3"</p>	MT





Title: TE0630 - Changes list		
A4	Number: TE0630 63112-A	Rev. 03
Date: 19-Sep-23	Copyright: Trenz Electronic GmbH	Page 2 of 13
Filename: Revision_Changes.SchDoc		

- U_Power
Power.SchDoc
- U_FPGA_PWR
FPGA_PWR.SchDoc
- UKCA
UKCA Logo on Top Overlay
- UKCA-TOOVERLAY
- Serial
Serialnumber 6,3 x 6.3mm



Special notes:






BR0	BR1	BR2	BR3	See BR nets on page "FPGA_DDR3.SchDoc"
0	0	0	0	-00 Initial revision
1	0	0	0	-01
0	1	0	0	-02
1	1	0	0	-03

Assembly variant	63112-A
Created by	MT
Modified by	MT
Modified at	2023-09-20


Title: **TE0630**


A4	Number: TE0630 63112-A	Rev. 03
Date: 19-Sep-23	Copyright: Trenz Electronic GmbH	
Page 3 of 13		




Filename: **TE0630.SchDoc**



- 24MHZ1 TP22 Testpoint 0.8mm
- 24MHZ2 TP23 Testpoint 0.8mm
- SYSCLK TP24 Testpoint 0.8mm
- PROG TP29 Testpoint 0.8mm



		Title: TE0630 - FPGA_CFG_CLK	
		A4	Number: TE0630 63112-A
Date: 19-Sep-23		Copyright: Trenz Electronic GmbH	
Filename: FPGA_CFG_CLK.SchDoc		Page 5 of 13	




HSWAP = high --> No configuration pullups

HSWAP = high: R49 populated, R70 DNP
 HSWAP = low: R49 DNP, R70 populated

XC6SLX75-3CSG484I



Title: TE0630 - FPGA_B0		
A4	Number: TE0630 63I12-A	Rev. 03
Date: 19-Sep-23	Copyright: Trenz Electronic GmbH	Page 6 of 13
Filename: FPGA_B0.SchDoc		



XC6SLX75-3CSG484I

S60-15 R_Ram

R_Ram S60-15

Assembly Variants







AV0	AV1	AV2	AV3	
1	1	1	1	TE0630-XX
0	1	1	1	TE0630-XX-52IX2-A
1	0	1	1	TE0630-XX-63IX2-A
1	1	1	0	TE0630-XX-82IX2-A
0	1	0	1	TE0630-XX-S001

BR0	BR1	BR2	BR3	
0	0	0	0	-00 Initial revision
1	0	0	0	-01
0	1	0	0	-02
1	1	0	0	-03


Board Revisions Enable pullups in FPGA





Title: TE0630 - FPGA_B1_DDR3		
A4	Number: TE0630 63I12-A	Rev. 03
Date: 15-Nov-23	Copyright: Trenz Electronic GmbH	Page 7 of 13
Filename: FPGA_DDR3.SchDoc		



Title: TE0630 - FPGA_B2		
A4	Number: TE0630 63112-A	Rev. 03
Date: 19-Sep-23	Copyright: Trenz Electronic GmbH	Page 8 of 13
Filename: FPGA_B2.SchDoc		



IFCLK	PA0/INT0	V3_IO_01
24MHZ1	PA1/INT1	V3_IO_02
RDY0/SLRD	PA2/SLOE	V3_IO_03
RDY1/SLWR	PA4/FI FOADR0	V3_IO_04
U_LED1	PA5/FI FOADR1	V3_IO_05
U_LED2	PA6/PKTEND	V3_IO_06
U_LED3	SDA	V3_IO_07
U_LED4	SCL	V3_IO_08
CTL0/FLAGA		V3_IO_09
CTL1/FLAGB		V3_IO_10
CTL2/FLAGC		V3_IO_11
FD0		V3_IO_12
FD1		V3_IO_13
FD2		V3_IO_14
FD3		V3_IO_15
FD4		V3_IO_16
FD5		V3_IO_17
FD6		V3_IO_18
FD7		V3_IO_19
/REPROG		V3_IO_20
PA3/WU		V3_IO_21
PB		V3_IO_22
		V3_IO_23
		V3_IO_24
		V3_IO_25
		V3_IO_26



trenz electronic

Title: TE0630 - FPGA_B3

A4	Number: TE0630 63112-A	Rev. 03
Date: 19-Sep-23	Copyright: Trenz Electronic GmbH	Page 9 of 13

Filename: FPGA_B3.SchDoc

A

B

C




D

A


B

C


D





Title: TE0630 - DDR3_RAM		
A4	Number: TE0630 63I12-A	Rev. 03
Date: 19-Sep-23	Copyright: Trenz Electronic GmbH	Page 11 of 13
Filename: DDR3_RAM.SchDoc		







Title: TE0630 - USB		
A4	Number: TE0630 63I12-A	Rev. 03
Date: 06-Nov-23	Copyright: Trenz Electronic GmbH	Page 12 of 13
Filename: USB.SchDoc		



REV3



REV3



Title: TE0630 - POWER		
A4	Number: TE0630 63112-A	Rev. 03
Date: 19-Sep-23	Copyright: Trenz Electronic GmbH	Page 13 of 13
Filename: Power.SchDoc		