

Regarding the usage of our schematics and alike documentation for Trenz module TE0722.

Project is protected under copyright and we strongly and strictly prohibit the reverse engineering or recreation, even if the design is just adapted or modified. TE0722 is protected under such right and in case of plagiarism we will have to do anything necessary in order to protect our assets.

Schematics and other handouts serve for informational purposes only!

Drawn by	VG
Checked by	IG
Assembly variant	41I-4-A
Created by	VG
Modified by	-
Modified at	16.03.2023



Title: <b>Legal Notices Modules</b>		
A4	Number: <b>TE0722 41I-4-A</b>	Rev. <b>04</b>
Date: <b>20.09.2023</b>	Copyright: <b>Trenz Electronic GmbH / TT</b>	Page <b>1</b> of <b>10</b>
Filename: <b>Legal Notices Modules.SchDoc</b>		


1

2

3

4

REV	Description	
-01	Initial revision	
-02	<p>1. component change:            1) replaced R7 on 10K, R15 on 19K1            2) added series resistors(33 Ohm) to RGB led (R29 .. R31)            3) added pull-up resistors (10K) to SD-card (R23 .. R28 )            4) added series resistors 33 Ohm (R32, R21)</p> <p>2. pin change:            -functionality change:            1) Added testpoints for control voltages            2) Rebuilt all polygons            3) Changed voltage on resistor R7 (input sense supervisor) 3.3V -&gt; 1.0V</p>	
-03	<p>1. U2, U3 EN5311QI were replaced by MPM3834CGPA            2. L1, L2, L4, L5 Ferrit beads BKP0603HS121-T replaced by MPZ0603S121HT000            3. Proximity/ambient light sensor Si1143-A11-GMR is EOL and not supported anymore            4. Clock generator SiT8008AI-73-XXS-33.333333E is replaced by SiT8008BI-73-XXS-33.333333E            5. Added Legal notices, power diagram</p>	VG (15.03.2023)
-04	<p>1. Added resistors R37, R38, R39 (DNP)            2. Added J4 (JTAG only Enable)            3. Added resistor R40 (10K)            4. The signals were renamed:            - SPI-DQ0/M0 ----&gt; SPI-DQ0/M3;            - SPI-DQ3/M3 ----&gt; SPI-DQ3/M0.            According to AMD Table 6-4.            5. Added capacitor C27 (22µF).            6. Added testpoints TP6, TP9.</p>	VG (20.09.2023)

	Title: <b>Changes list</b>		
	A4	Number: <b>TE0722 411-4-A</b>	Rev. <b>04</b>
	Date: <b>20.09.2023</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>2</b> of <b>10</b>
	Filename: <b>Revision_Changes.SchDoc</b>		

1

2

3

4

1

2

3

4

A

A

B



B

C

C

D

D



U\_TE0722  
TE0722.SchDoc

Serial  
Serialnumber 6,3 x 6.3mm

UKCA1  
CE Logo on Top Overlay  
CE-TOPOVERLAY



Title: <b>Overview</b>		
A4	Number: <b>TE0722 411-4-A</b>	Rev. <b>04</b>
Date: <b>20.09.2023</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>3</b> of <b>10</b>
Filename: <b>SoftPropeller_V1_40P14.SchDoc</b>		


1

2

3


4

## Power-on sequencing:



## Supported Voltage Ranges:





Power Rail	Direction	Range	Tolerance	Description	Note
3.3V from P1, P2	IN	3.3V	+/-3%	Micromodule Power	FPGA MIO0_500, MIO1_501, Bank0, Bank34, Bank35 micro SD, QSPI Flash, 33 MHz Gen




U\_PowerSupply  
POWER.SchDoc



	Title: <b>Power Diagram</b>		
	A4	Number: <b>TE0722 411-4-A</b>	Rev. <b>04</b>
	Date: <b>20.09.2023</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>4</b> of <b>10</b>
	Filename: <b>Power_Diagram.SchDoc</b>		



	Title: Power		
	A4	Number: TE0722 411-4-A	Rev. 04
	Date: 20.09.2023	Copyright: Trenz Electronic GmbH	Page5 of 10
	Filename: POWER.SchDoc		








U\_FPGA\_B34  
FPGA\_B34.SchDoc

U\_FPGA\_B35  
FPGA\_B35.SchDoc


U\_FPGA\_MIO  
FPGA\_MIO.SchDoc

U\_FPGA\_PWR  
FPGA\_PWR.SchDoc



U\_POWER  
POWER.SchDoc



Title: <b>Connectors</b>		
A4	Number: <b>TE0722 411-4-A</b>	Rev. <b>04</b>
Date: <b>20.09.2023</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>6</b> of <b>10</b>
Filename: <b>TE0722.SchDoc</b>		



	Title: <b>B34</b>		
	A4	Number: <b>TE0722 411-4-A</b>	Rev. <b>04</b>
	Date: <b>20.09.2023</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>7</b> of <b>10</b>
	Filename: <b>FPGA_B34.SchDoc</b>		



	Title: <b>B35</b>		
	A4	Number: <b>TE0722 411-4-A</b>	Rev. <b>04</b>
	Date: <b>20.09.2023</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>8</b> of <b>10</b>
	Filename: <b>FPGA_B35.SchDoc</b>		
















Table 6-4: Boot Mode MIO Strapping Pins

Pin-signal / Mode	MIO[8]	MIO[7]	MIO[6]	MIO[5]	MIO[4]	MIO[3]	MIO[2]
	VMODE[1]	VMODE[0]	BOOT_MODE[4]	BOOT_MODE[0]	BOOT_MODE[2]	BOOT_MODE[1]	BOOT_MODE[3]
<b>Boot Devices</b>							
JTAG Boot Mode; cascaded is most common <sup>[1]</sup>	0	0	0	0	0	0	JTAG Chain Routing <sup>[2]</sup>
NOR Boot <sup>[3]</sup>	0	0	1	0	0	0	0: Cascade mode 1: Independent mode
NAND	0	1	0	0	0	0	
Quad-SPI <sup>[3]</sup>	1	0	0	0	0	0	
SD Card	1	1	0	0	0	0	



Title: <b>FPGA MIO</b>		
A4	Number: <b>TE0722 411-4-A</b>	Rev. <b>04</b>
Date: <b>20.09.2023</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>9</b> of <b>10</b>
Filename: <b>FPGA_MIO.SchDoc</b>		



	Title: <b>FPGA PWR</b>		
	A4	Number: <b>TE0722 411-4-A</b>	Rev. <b>04</b>
	Date: <b>20.09.2023</b>	Copyright: <b>Trenz Electronic GmbH</b>	Page <b>10</b> of <b>10</b>
	Filename: <b>FPGA_PWR.SchDoc</b>		