

1

2

3

4

A

A

B

B

C

C

D

D

U_FPGA
FPGA.SchDoc



U_SODIMM
SODIMM.SchDoc



U_CLOCK
CLOCK.SchDoc



U_POWER
POWER.SchDoc



U_CONN
CONN.SchDoc



U_CPLD
CPLD.SchDoc



PM1

PM2

PM3



FIDU-DOT - small

FIDU-DOT - small

FIDU-DOT - small

PM4

PM5

PM6



FIDU-DOT - small

FIDU-DOT - small

FIDU-DOT - small

Serial
Serialnumber 6,3 x 6.3mm

LOGO1

TE Logo PRINT Layer

LOGO PRINT



Title: TEC0330 - Overview		
A4	Number: TEC0330 Default	Rev. 03
Date: 2015-11-05	Copyright: Trenz Electronic GmbH	Page1 of 38
Filename: TEC0330.SchDoc		

1

2

3

4

1

2



3

4


U_FMC
FMC.SchDoc

U_PCIE_CONN
PCIE_CONN.SchDoc


U_MLVDS_CONN
MLVDS_CONN.SchDoc






Stiftleiste versetzt 1-reihig, 6pol.
CPLD JTAG CONNECTOR





Stiftleiste 4 Pol. 2,54mm
FAN 1



Wire to board, 2 pol. header
FAN 2



WANNE2mm2R-14
FPGA JTAG CONNECTOR



JUMPER2.54-3
LTM I2C CONNECTOR




Title: TEC0330 - CONNECTORS		
A4	Number: TEC0330 Default	Rev. 03
Date: 2015-11-05	Copyright: Trenz Electronic GmbH	Page2 of 38
Filename: CONN.SchDoc		

1

2

3

4



Title: TEC0330 - FMC CONNECTOR		
A4	Number: TEC0330 Default	Rev. 03
Date: 2015-11-05	Copyright: Trenz Electronic GmbH	Page3 of 38
Filename: FMC.SchDoc		

U_FMC_PWR
FMC_PWR.SchDoc

I2C Address: 0bxxx xx00

3V3FMC

ASP-134486-01, CC-HPC-10

ASP-134486-01, CC-HPC-10

ASP-134486-01, CC-HPC-10

ASP-134486-01, CC-HPC-10

ASP-134486-01, CC-HPC-10

1

2

3

4

A

A

B






B

C

C

D

D






Title: TEC0330 - FMC CONNECTOR POWER		
A4	Number: TEC0330 Default	Rev. 03
Date: 2015-11-05	Copyright: Trenz Electronic GmbH	Page4 of 38
Filename: FMC_PWR.SchDoc		

1

2

3

4



Title: TEC0330 - PCIE CONNECTOR		
A4	Number: TEC0330 Default	Rev. 03
Date: 2015-11-05	Copyright: Trenz Electronic GmbH	Page 5 of 38
Filename: PCIE_CONN.SchDoc		

1

2

3

4

A

A

B


B

C

C

D

D



Title: TEC0330 - MLVDS CONNECTOR		
A4	Number: TEC0330 Default	Rev. 03
Date: 2015-11-05	Copyright: Trenz Electronic GmbH	Page 6 of 38
Filename: MLVDS_CONN.SchDoc		

1

2

3

4

A

B

C


D

A

B

C

D




DDR3_ADDR_CMD

DDR3_A0	DDR3_A4	DDR3_A8	DDR3_A12	DDR3_BA0	DDR3_ODT0	DDR3_RASN	DDR3_CKE0	DDR3_CK0_P
DDR3_A1	DDR3_A5	DDR3_A9	DDR3_A13	DDR3_BA1	DDR3_ODT1	DDR3_CASN	DDR3_CKE1	DDR3_CK0_N
DDR3_A2	DDR3_A6	DDR3_A10	DDR3_A14	DDR3_BA2	DDR3_S0N	DDR3_WEN	DDR3_CK1_P	DDR3_CK1_N
DDR3_A3	DDR3_A7	DDR3_A11	DDR3_A15		DDR3_S1N		DDR3_CK1_N	



Title: TEC0330 - SODIMM MEMORY		
A4	Number: TEC0330 Default	Rev. 03
Date: 2015-11-05	Copyright: Trenz Electronic GmbH	Page 7 of 38
Filename: SODIMM.SchDoc		



Title: TEC0330 - SODIMM MEMORY		
A4	Number: TEC0330 Default	Rev. 03
Date: 2015-11-05	Copyright: Trenz Electronic GmbH	Page 8 of 38
Filename: SODIMM_PWR.SchDoc		

1

2

3

4

U_CLK_SYNTH
CLK_SYNTH.SchDoc



U_CLK-SI5338
CLK-SI5338.SchDoc



A

A

B

B

C

C

D

D



Title: TEC0330 - CLOCKS		
A4	Number: TEC0330 Default	Rev. 03
Date: 2015-11-05	Copyright: Trenz Electronic GmbH	Page 10 of 38
Filename: CLOCK.SchDoc		


1

2


3

4

U_CLK_SYNTH_PWR
CLK_SYNTH_PWR.SchDoc




Title: TEC0330 - CLK_SYNTH		
A4	Number: TEC0330 Default	Rev. 03
Date: 2015-11-05	Copyright: Trenz Electronic GmbH	Page 11 of 38
Filename: CLK_SYNTH.SchDoc		




U9B			
LMK_Vcc156	10	Vcc1_VCO	NC
LMK_Vcc2_CG1	17	Vcc2_CG1	NC
LMK_Vcc3_SREF	21	Vcc3_SYSREF	NC
LMK_Vcc4_CG2	26	Vcc4_CG2	
LMK_Vcc156	33	Vcc5_DIG	
LMK_Vcc156	36	Vcc6_PLL1	
LMK_Vcc7_OSCout0	39	Vcc7_OSCout0	
LMK_Vcc8_OSCin	42	Vcc8_OSCin	
LMK_Vcc9_CP2	45	Vcc9_CP2	
LMK_Vcc10_PLL2	47	Vcc10_PLL2	
LMK_Vcc11_CG3	53	Vcc11_CG3	
LMK_Vcc12_CG0	64	Vcc12_CG0	GND
LMK04828B			



Title: TEC0330 - CLK_SYNTH_PWR		
A4	Number: TEC0330 Default	Rev. 03
Date: 2015-11-05	Copyright: Trenz Electronic GmbH	Page 12 of 38
Filename: CLK_SYNTH_PWR.SchDoc		



	Title: TEC0330 - CLK_SI5338		
	A4	Number: TEC0330 Default	Rev. 03
	Date: 2015-11-05	Copyright: Trenz Electronic GmbH	Page 13 of 38
	Filename: CLK-SI5338.SchDoc		

1

2

3

4

A

A

U_FPGA_BANK_14
FPGA_BANK_14.SchDoc



U_FPGA_BANK_15
FPGA_BANK_15.SchDoc



U_FPGA_BANK_16
FPGA_BANK_16.SchDoc



U_FPGA_BANK_17
FPGA_BANK_17.SchDoc



U_FPGA_BANK_18
FPGA_BANK_18.SchDoc



U_DDR_Banks
DDR_Banks.SchDoc



U_FMC_Banks
FMC_Banks.SchDoc



U_FPGA_MGT_BANKS
FPGA_MGT_BANKS.SchDoc



U_FPGA_CFG
FPGA_CFG.SchDoc



U_FPGA_POWER
FPGA_POWER.SchDoc



B


B

C

C

D

D



	Title: TEC0330 - FPGA		
	A4	Number: TEC0330 Default	Rev. 03
	Date: 2015-11-05	Copyright: Trenz Electronic GmbH	Page 14 of 38
	Filename: FPGA.SchDoc		


1


2


3

4

MASTER SPI x4




			Title: TEC0330 - FPGA CONFIGURATION	
			A4	Number: TEC0330 Default
Date: 2015-11-05		Copyright: Trenz Electronic GmbH		Page15 of 38
Filename: FPGA_CFG.SchDoc				




Board Revisions



BR0	BR1	BR2	BR3	REV
1	1	0	0	REV03




Title: TEC0330 - FPGA B14		
A4	Number: TEC0330 Default	Rev. 03
Date: 2015-11-05	Copyright: Trenz Electronic GmbH	Page 16 of 38
Filename: FPGA_BANK_14.SchDoc		




Title: TEC0330 - FPGA B15		
A4	Number: TEC0330 Default	Rev. 03
Date: 2015-11-05	Copyright: Trenz Electronic GmbH	Page 17 of 38
Filename: FPGA_BANK_15.SchDoc		



	Title: TEC0330 - FPGA B16		
	A4	Number: TEC0330 Default	Rev. 03
	Date: 2015-11-05	Copyright: Trenz Electronic GmbH	Page 18 of 38
	Filename: FPGA_BANK_16.SchDoc		



Title: TEC0330 - FPGA B17		
A4	Number: TEC0330 Default	Rev. 03
Date: 2015-11-05	Copyright: Trenz Electronic GmbH	Page 19 of 38
Filename: FPGA_BANK_17.SchDoc		



	Title: TEC0330 - FPGA B18		
	A4	Number: TEC0330 Default	Rev. 03
	Date: 2015-11-05	Copyright: Trenz Electronic GmbH	Page 20 of 38
	Filename: FPGA_BANK_18.SchDoc		

1

2

3

4

U_FPGA_BANK_34
FPGA_BANK_34.SchDoc



U_FPGA_BANK_35
FPGA_BANK_35.SchDoc



U_FPGA_BANK_36
FPGA_BANK_36.SchDoc



A

A

B


B

C

C

D

D


		Title: TEC0330 - FPGA_DDR_BANKS	
		A4	Number: TEC0330 Default
Date: 2015-11-05		Copyright: Trenz Electronic GmbH	
Filename: DDR_Banks.SchDoc		Page 21 of 38	

1


2

3


4




Title: TEC0330 - FPGA B34		
A4	Number: TEC0330 Default	Rev. 03
Date: 2015-11-05	Copyright: Trenz Electronic GmbH	Page 22 of 38
Filename: FPGA_BANK_34.SchDoc		



Title: TEC0330 - FPGA B35		
A4	Number: TEC0330 Default	Rev. 03
Date: 2015-11-05	Copyright: Trenz Electronic GmbH	Page 23 of 38
Filename: FPGA_BANK_35.SchDoc		



Title: TEC0330 - FPGA B36		
A4	Number: TEC0330 Default	Rev. 03
Date: 2015-11-05	Copyright: Trenz Electronic GmbH	Page 24 of 38
Filename: FPGA_BANK_36.SchDoc		



Title: TEC0330 - FPGA MGT BANKS		
A4	Number: TEC0330 Default	Rev. 03
Date: 2015-11-05	Copyright: Trenz Electronic GmbH	Page 25 of 38
Filename: FPGA_MGT_BANKS.SchDoc		

1

2

3

4

A

A

U_FPGA_BANK_19
FPGA_BANK_19.SchDoc



U_FPGA_BANK_37
FPGA_BANK_37.SchDoc



U_FPGA_BANK_38
FPGA_BANK_38.SchDoc



U_FPGA_BANK_39
FPGA_BANK_39.SchDoc



B

B

C

C

D

D

1


2

3


4




Title: TEC0330 - FMC_BANKS		
A4	Number: TEC0330 Default	Rev. 03
Date: 2015-11-05	Copyright: Trenz Electronic GmbH	Page 26 of 38
Filename: FMC_Banks.SchDoc		





	Title: TEC0330 - FPGA B19		
	A4	Number: TEC0330 Default	Rev. 03
	Date: 2015-11-05	Copyright: Trenz Electronic GmbH	Page 27 of 38
	Filename: FPGA_BANK_19.SchDoc		



Title: TEC0330 - FPGA B37		
A4	Number: TEC0330 Default	Rev. 03
Date: 2015-11-05	Copyright: Trenz Electronic GmbH	Page 28 of 38
Filename: FPGA_BANK_37.SchDoc		



	Title: TEC0330 - FPGA B38		
	A4	Number: TEC0330 Default	Rev. 03
	Date: 2015-11-05	Copyright: Trenz Electronic GmbH	Page 29 of 38
	Filename: FPGA_BANK_38.SchDoc		



Title: TEC0330 - FPGA B39		
A4	Number: TEC0330 Default	Rev. 03
Date: 2015-11-05	Copyright: Trenz Electronic GmbH	Page30 of 38
Filename: FPGA_BANK_39.SchDoc		

A

A

B


B

C

C

D

D



Title: TEC0330 - FPGA POWER		
A4	Number: TEC0330 Default	Rev. 03
Date: 2015-11-05	Copyright: Trenz Electronic GmbH	Page 31 of 38
Filename: FPGA_POWER.SchDoc		

1

2

3

4

U_PWR_4V_1V5
PWR_4V_1V5.SchDoc



U_PWR_3V3
PWR_3V3.SchDoc



U_PWR_1V
PWR_1V.SchDoc



U_PWR_MGT
PWR_MGT.SchDoc



U_PWR_1V8
PWR_1V8.SchDoc



U_PWR_5V
PWR_5V.SchDoc



A

A

B

B

C

C

D

D

1

2

3

4



Title: TEC0330 - POWER		
A4	Number: TEC0330 Default	Rev. 03
Date: 2015-11-05	Copyright: Trenz Electronic GmbH	Page 32 of 38
Filename: POWER.SchDoc		

1

2

3

4

A

A

B




B

C

C

D

D




Title: TEC0330 - POWER 1V		
A4	Number: TEC0330 Default	Rev. 03
Date: 2015-11-05	Copyright: Trenz Electronic GmbH	Page33 of 38
Filename: PWR_1V.SchDoc		

1


2


3


4





Title: TEC0330 - POWER 4V and 1.5V		
A4	Number: TEC0330 Default	Rev. 03
Date: 2015-11-05	Copyright: Trenz Electronic GmbH	Page34 of 38
Filename: PWR_4V_1V5.SchDoc		





			Title: TEC0330 - POWER 1V8	
			A4	Number: TEC0330 Default
Date: 2015-11-05		Copyright: Trenz Electronic GmbH		Page 35 of 38
Filename: PWR_1V8.SchDoc				




	Title: TEC0330 - POWER MGT		
	A4	Number: TEC0330 Default	Rev. 03
	Date: 2015-11-05	Copyright: Trenz Electronic GmbH	Page 36 of 38
	Filename: PWR_MGT.SchDoc		



		Title: TEC0330 - POWER 3V3FMC	
		A4	Number: TEC0330 Default
Date: 2015-11-05		Copyright: Trenz Electronic GmbH	
Filename: PWR_3V3.SchDoc		Page 37 of 38	



		Title: TEC0330 - POWER 5V	
		A4	Number: TEC0330 Default
Date: 2015-11-05		Copyright: Trenz Electronic GmbH	
Filename: PWR_5V.SchDoc		Page38 of 38	