

1

2

3

4

A

A

B

B

C

C

D

D

U_FPGA
FPGA.SchDoc



U_SODIMM
SODIMM.SchDoc



U_CLOCK
CLOCK.SchDoc



U_POWER
POWER.SchDoc



U_CONN
CONN.SchDoc



U_CPLD
CPLD.SchDoc



PM1

PM2

PM3



FIDU-DOT - small

FIDU-DOT - small

FIDU-DOT - small

PM4

PM5

PM6



FIDU-DOT - small

FIDU-DOT - small

FIDU-DOT - small

Serial
Serialnumber 6,3 x 6.3mm

LOGO1

TE Logo PRINT Layer

LOGO PRINT



Title: TEF1001 - MAIN		
A4	Number: TEF1001 Default	Rev. 01
Date: 2017-02-14	Copyright: Trenz Electronic GmbH	Page1 of 32
Filename: TEF1001.SchDoc		


1

2



3

4

U_CLK-SI5338
CLK-SI5338.SchDoc






	Title: TEF1001 - CLOCK	
	A4	Number: TEF1001 Default
	Date: 2017-02-14	Copyright: Trenz Electronic GmbH
	Rev. 01	Page 3 of 32
Filename: CLOCK.SchDoc		





	Title: TEF1001 - CLK-SI5338		
	A4	Number: TEF1001 Default	Rev. 01
	Date: 2017-02-14	Copyright: Trenz Electronic GmbH	Page 4 of 32
	Filename: CLK-SI5338.SchDoc		

U_FMC
FMC.SchDoc


U_PCIE_CONN
PCIE_CONN.SchDoc









- JX1
Wire to board, 2 pol. housing
- JCT1
Crimp Terminal 4809, 22-30 AWG
- JCT2
Crimp Terminal 4809, 22-30 AWG



	Title: TEF1001 - CONN		
	A4	Number: TEF1001 Default	Rev. 01
	Date: 2017-02-14	Copyright: Trenz Electronic GmbH	Page 5 of 32
	Filename: CONN.SchDoc		





		Title: TEF1001 - FMC	
		A4	Number: TEF1001 Default
Date: 2017-02-14		Copyright: Trenz Electronic GmbH	
Page 6		of 32	
Filename: FMC.SchDoc			





VS2 | VS1 | VS0 | Output Voltage

0	0	0	3.3V
0	0	1	2.5V
0	1	0	1.8V
0	1	1	1.5V
1	0	0	1.25V
1	0	1	1.2V



Title: TEF1001 - FMC_PWR

A4	Number: TEF1001 Default	Rev. 01
Date: 2017-02-14	Copyright: Trenz Electronic GmbH	Page 7 of 32
Filename: FMC_PWR.SchDoc		



Title: TEF1001 - PCIE CONNECTOR		
A4	Number: TEF1001 Default	Rev. 01
Date: 2017-02-14	Copyright: Trenz Electronic GmbH	Page8 of 32
Filename: PCIE_CONN.SchDoc		

1

2

3

4

A

A

U_FPGA_BANK_12
FPGA_BANK_12.SchDoc



U_DDR_Banks
DDR_Banks.SchDoc



U_FPGA_MGT_BANKS
FPGA_MGT_BANKS.SchDoc



U_FPGA_POWER
FPGA_POWER.SchDoc



U_FPGA_BANK_13
FPGA_BANK_13.SchDoc



U_FPGA_CFG
FPGA_CFG.SchDoc



U_FPGA_BANK_14
FPGA_BANK_14.SchDoc



U_FPGA_BANK_15
FPGA_BANK_15.SchDoc



U_FPGA_BANK_16
FPGA_BANK_16.SchDoc



B

B

C

C

D


D

1


2

3


4





	Title: TEF1001 - FPGA		
	A4	Number: TEF1001 Default	Rev. 01
	Date: 2017-02-14	Copyright: Trenz Electronic GmbH	Page9 of 32
	Filename: FPGA.SchDoc		



	Title: TEF1001 - FPGA_CFG	
	A4	Number: TEF1001 Default
	Date: 2017-02-14	Copyright: Trenz Electronic GmbH
	Filename: FPGA_CFG.SchDoc	
	Rev. 01	Page 10 of 32



	Title: TEF1001 - FPGA_BANK_12		
	A4	Number: TEF1001 Default	Rev. 01
	Date: 2017-02-14	Copyright: Trenz Electronic GmbH	Page 11 of 32
	Filename: FPGA_BANK_12.SchDoc		



Title: TEF1001 - FPGA_BANK_13		
A4	Number: TEF1001 Default	Rev. 01
Date: 2017-02-14	Copyright: Trenz Electronic GmbH	Page 12 of 32
Filename: FPGA_BANK_13.SchDoc		

1

2

3

4

A

A

B


B

C

C



D

D



Board Revisions

BR0 BR1 BR2 BR3
 1 0 0 0 | REV01




Title: TEF1001 - FPGA_BANK_14		
A4	Number: TEF1001 Default	Rev. 01
Date: 2017-02-14	Copyright: Trenz Electronic GmbH	Page13 of 32
Filename: FPGA_BANK_14.SchDoc		

1


2

3

4



Title: TEF1001 - FPGA_BANK_15		
A4	Number: TEF1001 Default	Rev. 01
Date: 2017-02-14	Copyright: Trenz Electronic GmbH	Page 14 of 32
Filename: FPGA_BANK_15.SchDoc		



Title: TEF1001 - FPGA_BANK_16		
A4	Number: TEF1001 Default	Rev. 01
Date: 2017-02-14	Copyright: Trenz Electronic GmbH	Page15 of 32
Filename: FPGA_BANK_16.SchDoc		

1

2

3

4

A

A

U_FPGA_BANK_32
FPGA_BANK_32.SchDoc



U_FPGA_BANK_33
FPGA_BANK_33.SchDoc



U_FPGA_BANK_34
FPGA_BANK_34.SchDoc



B

B

C

C

D

D

1


2

3


4




Title: TEF1001 - DDR_BANKS		
A4	Number: TEF1001 Default	Rev. 01
Date: 2017-02-14	Copyright: Trenz Electronic GmbH	Page 16 of 32
Filename: DDR_Banks.SchDoc		




Title: TEF1001 - FPGA_BANK_33		
A4	Number: TEF1001 Default	Rev. 01
Date: 2017-02-14	Copyright: Trenz Electronic GmbH	Page 18 of 32
Filename: FPGA_BANK_33.SchDoc		



Title: TEF1001 - FPGA_BANK_34		
A4	Number: TEF1001 Default	Rev. 01
Date: 2017-02-14	Copyright: Trenz Electronic GmbH	Page 19 of 32
Filename: FPGA_BANK_34.SchDoc		



Title: TEF1001_FPGA_MGT_BANKS		
A4	Number: TEF1001 Default	Rev. 01
Date: 2017-02-14	Copyright: Trenz Electronic GmbH	Page20 of 32
Filename: FPGA_MGT_BANKS.SchDoc		



Title: TEF1001 - FPGA_POWER		
A4	Number: TEF1001 Default	Rev. 01
Date: 2017-02-14	Copyright: Trenz Electronic GmbH	Page21 of 32
Filename: FPGA_POWER.SchDoc		

A

B

C


D

A

B

C

D



Title: TEF1001 - SODIMM		
A4	Number: TEF1001 Default	Rev. 01
Date: 2017-02-14	Copyright: Trenz Electronic GmbH	Page 22 of 32
Filename: SODIMM.SchDoc		

1

2

3

4

U_PWR_4V_1V5
PWR_4V_1V5.SchDoc



U_PWR_3V3
PWR_3V3.SchDoc



U_PWR_1V
PWR_1V.SchDoc



U_PWR_MGT
PWR_MGT.SchDoc



U_PWR_1V8
PWR_1V8.SchDoc



U_PWR_5V
PWR_5V.SchDoc



A

A

B

B

C

C

D


D

1

2

3

4

			Title: TEF1001 - POWER		
			A4	Number: TEF1001 Default	Rev. 01
Date: 2017-02-14		Copyright: Trenz Electronic GmbH		Page24 of 32	
Filename: POWER.SchDoc					

A

A

B




B

C


C

D


D





Title: TEF1001 - PWR_1V		
A4	Number: TEF1001 Default	Rev. 01
Date: 2017-02-14	Copyright: Trenz Electronic GmbH	Page 25 of 32
Filename: PWR_1V.SchDoc		






Title: TEF1001 - PWR_4V_1V5		
A4	Number: TEF1001 Default	Rev. 01
Date: 2017-02-14	Copyright: Trenz Electronic GmbH	Page 26 of 32
Filename: PWR_4V_1V5.SchDoc		




			Title: TEF1001 - PWR_MGT	
			A4	Number: TEF1001 Default
Date: 2017-02-14		Copyright: Trenz Electronic GmbH		Page 27 of 32
Filename: PWR_MGT.SchDoc				







			Title: TEF1001 - PWR_1V8	
			A4	Number: TEF1001 Default
Date: 2017-02-14		Copyright: Trenz Electronic GmbH		Page 28 of 32
Filename: PWR_1V8.SchDoc				



Title: TEF1001 - PWR_3V3		
A4	Number: TEF1001 Default	Rev. 01
Date: 2017-02-14	Copyright: Trenz Electronic GmbH	Page29 of 32
Filename: PWR_3V3.SchDoc		




		Title: TEF1001 - PWR_5V	
		A4	Number: TEF1001 Default
Date: 2017-02-14		Copyright: Trenz Electronic GmbH	
Filename: PWR_5V.SchDoc		Page30 of 32	



Title: TEF1001 - Clock Overview		
A4	Number: TEF1001 Default	Rev. 01
Date: 2017-02-14	Copyright: Trenz Electronic GmbH	Page 31 of 32
Filename: CLOCKS OVERVIEW.SchDoc		

12V (from PCIe 6-Pin Connector (J5))



Title: TEF1001 - Power Ens_PGs_COMMs		
A4	Number: TEF1001 Default	Rev. 01
Date: 2017-02-14	Copyright: Trenz Electronic GmbH	Page 32 of 32
Filename: POWER_ENS_PGS OVERVIEW.SchDoc		